Theoretical analysis of word-level switching activity in the presence of glitching and correlation

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 8, Issue 2, 2000, Pages 148-159

  Satyanarayana, Janardhan H ^a,b   Parhi, Keshab K ^a,c  

^a IEEE

^b LUCENT TECHNOLOGIES   (United States)

^c University of Minnesota   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CORRELATION METHODS; DIGITAL FILTERS; ELECTRIC NETWORK ANALYSIS; ERROR ANALYSIS; SWITCHING CIRCUITS;

WORD-LEVEL SWITCHING ACTIVITY;

DIGITAL INTEGRATED CIRCUITS;

EID: 0033902316     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.831435     Document Type: Article

References (22)

1. F. N. Najm, "Transition density: A new measure of activity in digital circuits," IEEE Trans. Computer-Aided Design, vol. 12, pp. 310-323, Feb. 1993.
2. T.-L. Chou, K. Roy, and S. Prasad, "Estimation of circuit activity considering signal correlations and simultaneous switching," in Proc. IEEE Int. Conf. Computer Aided Design (ICCAD), San Jose, CA, Nov. 1994, pp. 300-303.
3. J. C. Costa, J. C. Monteiro, and S. Devadas, "Switching activity estimation using limited depth reconvergent path analysis," in Proc. 1997 Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug 1997, pp. 184-189.
4. A. Ghosh, S. Devadas, K. Keutzer, and J. White, "Estimation of average switching activity in combinational and sequential circuits," in Proc. 29th IEEE/ACM Design Automation Conf. (DAC), June 1992, pp. 253-259.
5. A. M. Hill and S.-M. Kang, "Accurate bounds in switching activity estimation," in Proc. IEEE Custom Integrated Circuits Conf. (CICC), Santa Clara, CA, May 1995, pp. 73-76.
6. B. Kapoor, "Improving the accuracy of circuit activity measurement," in Proc. ACM/IEEE 1994 Int. Workshop on Low Power Design, Napa, CA, Apr. 1994, pp. 111-116.
7. Y. J. Lim, K.-I. Son, H.-J. Park, and M. Soma, "Statistical approach to the estimation of delay-dependent switching activity in CMOS combinational circuits,"in Proc. IEEE/ACM Design Automation Conf. (DAC), Las Vegas, NV, June 1996, pp. 445-450.
8. R. Marculescu, D. Marculescu, and M. Pedram, "Switching activity analysis considering spatiotemporal correlations," in Proc. ICCAD, 1994, pp. 292-297.
9. J. Monteiro, S. Devadas, B. Lin, C.-Y. Tsui, and M. Pedram, "Exact and approximate methods of switching activity estimation in sequential logic circuits," in Proc. ACM/IEEE 1994 Int. Workshop on Low Power Design, Napa, CA, Apr. 1994, pp. 117-122.
10. R. Murgai, R. K. Brayton, and A. Sangiovanni-Vinventelli, "Decomposition of logic functions for minimum transition activity," in Proc. ACM/IEEE 1994 Int. Workshop on Low Power Design, Napa, CA, Apr. 1994, pp. 33-38.
11. F. N. Najm and M. Y. Zhang, "Extreme delay sensitivity and the worst-case switching activity in VLSI circuits," in Proc. IEEE/ACM Design Automation Conf. (DAC), San Fransisco, CA, June 1995, pp. 623-627.
12. A. Raghunathan, S. Dey, and N. J. Jha, "Register-transfer level estimation techniques for switching activity and power consumption," in Proc. IEEE Int. Conf. Computer Aided Design (ICCAD), San Jose, CA, Nov. 1996, pp. 158-165.
13. K. Roy and S. C. Prasad, "Circuit activity based logic synthesis for low power reliable operations," IEEE Trans. VLSI Syst., vol. 1, pp. 503-513, Dec. 1993.
14. T. Uchino, F. Minami, T. Mitsuhashi, and N. Goto, "Switching activity analysis using boolean approximation method," in Proc. IEEE Int. Conf. Computer Aided Design (ICCAD), San Jose, CA, Nov. 1995, pp. 20-25.
15. M. Xakellis and F. Najm, "Statistical estimation of the switching activity in digital circuits," in Proc. IEEE/ACM Design Automation Conf. (DAC), San Diego, CA, June 1994, pp. 728-733.
16. J. H. Satyanarayana and K. K. Parhi, "Theoretical analysis of word-level switching activity in the presence of glitching and correlation," in Proc. Great Lakes Symp. VLSI, Ann Arbor, MI, Mar. 1999, pp. 46-49.
17. P. E. Landman and J. M. Rabaey, "Architectural power analysis: The dual bit type method," IEEE Trans. VLSI Syst., vol. 3, pp. 173-187, June 1995.
18. S. Ramprasad, N. R. Shanbhag, and I. N. Hajj, "Estimation of signal transition activity from word-level statistics," IEEE Trans. Computer-Aided Design, vol. 16, pp. 718-733, July 1997.
19. J. H. Satyanarayana and K. K. Parhi, "HEAT: Hierarchical energy analysis tool," in Proc. IEEE/ACM Design Automation Conf. (DAC), Las Vegas, NV, June 1996, pp. 9-14.
20. R. I. Hartley and K. K. Parhi, Digit-Serial Computation. Boston, MA: Kluwer Academic, 1995.
21. R. F. Lyon, "Two's complement pipelined multipliers," IEEE Trans. Commun., vol. 24, pp. 418-424, 1976.
22. Y-N. Chang, J. H. Satyanarayana, and K. K. Parhi, "Design and implementation of low-power digit-serial multipliers," in Proc. IEEE Int. Conf. Computer Design (ICCD), Austin, TX, Oct. 1997, pp. 186-195.