Algorithm for Achieving Minimum Energy Consumption in CMOS Circuits Using Multiple Supply and Threshold Voltages at the Module Level

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 693-700

  Dhillon, Yuvraj Singh ^a   Diril, Abdulkadir Utku ^a   Chatterjee, Abhijit ^a   Lee, Hsien Hsin Sean ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; COMPUTER SIMULATION; DIGITAL CIRCUITS; ENERGY UTILIZATION; LAGRANGE MULTIPLIERS; LEAKAGE CURRENTS; THRESHOLD VOLTAGE; VECTORS;

CIRCUIT OPTIMIZATION; DELAY CONSTRAINTS; LEVEL SHIFTERS;

CMOS INTEGRATED CIRCUITS;

EID: 0346778719     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (16)

1. A. U. Diril, Y. S. Dhillon, K. Choi, A. Chatterjee, "An O(N) Supply Voltage Assignment Algorithm for Low-Energy Serially Connected CMOS Modules and a Heuristic Extension to Acyclic Data Flow Graphs," ISVLSI, pp. 173-179, February 2003.
2. T. Sakurai, A.R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE Journal of Solid-State Circuits, vol. 25, pp.584-594, April 1990.
3. S. Lee, T. Sakurai, "Run-time Voltage Hopping for Low Power Real-Time Systems," DAC, pp.806-809, 2000.
4. T. Pering, T. Burd, R. Brodersen, "The Simulation and Evaluation of Dynamic Voltage Scheduling Algorithms," ISLPED, pp.76-81, 1998.
5. J. Chang, M. Pedram, "Energy Minimization Using Multiple Supply Voltages," IEEE Trans. on VLSI Systems, vol.5, no.4, December 1997.
6. M. Johnson, K. Roy, "Optimal Selection of Supply Voltages and Level Conversions During Data Path Scheduling Under Resource Constraints," ICCD '96, pp.12 -77, 1996.
7. P. Pant, R.K. Roy, A. Chattejee, "Dual-threshold voltage assignment with transistor sizing for low power CMOS circuits," IEEE Trans. on VLSI Systems, vol.9, no.2, pp.390-394, April 2001.
8. V. Sundararajan, K.K. Parhi, "Low power synthesis of dual threshold voltage CMOS VLSI circuits," ISLPED, pp.139-144, 1999.
9. Y. Moisiadis, I. Bouras, A. Arapoyanni, "Dynamic back bias CMOS driver for low-voltage applications," Electronics Letters, vol.36, no.2, pp.135-136, Jan. 2000.
10. J.A. Butts, G.S. Sohi, "A static power model for architects," IEEE/ACM MICRO, pp. 191-201, 2000.
11. K. Nose, T. Sakurai, "Analysis and future trend of short-circuit power," IEEE Trans. on CAD, vol.19, no.9, pp. 1023-1030, Sept. 2000.
12. R. Kumar, C.P. Ravikumar, "Leakage power estimation for deep submicron circuits in an ASIC design environment," DAC, pp.45-50, 2002.
13. R. Nair, C.L. Berman, P.S. Hauge, E.J. Yoffa, "Generation of performance constraints for layout," IEEE Trans. on CAD, vol.8, no.8, pp.860-874, Aug. 1989.
14. th for low-power and high-speed applications," ASP-DAC, pp.469-474, 2000.
15. R. Bai, S. Kulkami.W. Kwong, A. Srivastava, D. Sylvester, D.Blaauw, "An implementation of a 32-bit ARM processor using dual power supplies and dual threshold voltages," ISVLSI, pp. 149-154, 2003.
16. L. Wei, Z. Chen, K. Roy, M.C. Johnson, Y. Ye, V.K. De, "Design and optimization of dual-threshold circuits for low-voltage low-power applications," IEEE Trans. on VLSI Systems, pp. 16-24, vol.7, no.1, March 1999.