An implementation of a 32-bit ARM processor using dual power supplies and dual threshold voltages

Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI

Volumn 2003-January, Issue , 2003, Pages 149-154

  Bai, Robert ^a   Kulkarni, Sarvesh ^a   Kwong, Wesley ^a   Srivastava, Ashish ^a   Sylvester, Dennis ^a   Blaauw, David ^a  

^a UNIVERSITY OF MICHIGAN   (United States)

Author keywords

Circuits; Dynamic voltage scaling; Energy consumption; Leakage current; Power supplies; Registers; Space exploration; Threshold voltage; Timing; Very large scale integration

Indexed keywords

EMBEDDED SYSTEMS; ENERGY UTILIZATION; LEAKAGE CURRENTS; LOW POWER ELECTRONICS; NETWORKS (CIRCUITS); SPACE RESEARCH; THRESHOLD VOLTAGE; TIMING CIRCUITS; VLSI CIRCUITS; VOLTAGE SCALING;

DYNAMIC VOLTAGE SCALING; POWER SUPPLY; REGISTERS; SPACE EXPLORATIONS; TIMING;

ARM PROCESSORS;

EID: 0346868117     PISSN: 21593469     EISSN: 21593477     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2003.1183366     Document Type: Conference Paper

References (10)

1. S. Mutoh, et al., "1V high-speed digital circuit technology with 0.5μm multi-threshold CMOS," in Proc. IEEE International ASIC Conference, pp. 186-189, 1993.
2. Z. Chen, et al., "0.18μm dual Vt MOSFET process and energy-delay measurement," in International Electron Devices Meeting (IEDM), pp. 851-854, 1996.
3. N. Rohrer, et al., "A 480MHz RISC microprocessor in a 0.12μm Leff CMOS technology with copper interconnects," in IEEE Journal of Solid-State Circuits, v. 33, pp.1609-1616, Nov. 1998.
4. S. Sirichotiyakul, et al., "Standby power minimization through simultaneous threshold voltage selection and circuit sizing," Proc. ACM/IEEE Design Automation Conference, pp. 436-441, 1999.
5. Q. Wang and S. Vrudhula, "Algorithms for minimizing standby power in deep submicron, dual-Vt CMOS circuits," IEEE Transactions on CAD, v. 21, 2002.
6. L. Wei, K. Roy, and C.-K. Koh, "Power minimization by simultaneous dual-Vth assignment and gate sizing," Proc. IEEE Custom Integrated Circuits Conference, pp. 413-416, 2000.
7. K. Usami and M. Horowitz, "Clustered voltage scaling technique for low-power design," Proc. International Symposium on Low-Power Electronics and Design, pp. 3-8, 1995.
8. C. Yeh, Y. Kang, S. Shieh and J. Wang, "Layout techniques supporting the use of dual supply voltages for cell-based designs," Proc. ACM/IEEE Design Automation Conference, pp. 62-67, 1999.
9. M. Hamada, Y. Ootaguro and T. Kuroda, "Utilizing surplus timing for power reduction," Proc. IEEE Custom Integrated Circuits Conference, pp. 89-92, 2001.
10. M. Hamada, et. al., "A top-down low power design technique using clustered voltage scaling with variable supply-voltage scheme," Proc. IEEE Custom Integrated Circuits Conference, pp. 495-498, 1998.