An O(N) supply voltage assignment algorithm for low-energy serially connected CMOS modules and a heuristic extension to acyclic data flow graphs

Proceedings of IEEE Computer Society Annual Symposium on VLSI, ISVLSI

Volumn 2003-January, Issue , 2003, Pages 173-179

  Diril, Abdulkadir Utku ^a   Dhillon, Yuvraj Singh ^a   Choi, Kyu Won ^a   Chatterjee, Abhijit ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

Data flow computing; Delay; Digital systems; Dynamic voltage scaling; Energy consumption; Flow graphs; Frequency; Iterative algorithms; Scheduling algorithm; Timing

Indexed keywords

ALGORITHMS; BUFFER STORAGE; DATA FLOW ANALYSIS; DATA TRANSFER; DIGITAL SIGNAL PROCESSING; ENERGY CONSERVATION; ENERGY UTILIZATION; FLOW GRAPHS; GRAPHIC METHODS; ITERATIVE METHODS; OPTIMIZATION; SCHEDULING ALGORITHMS; VOLTAGE SCALING;

DATA FLOW COMPUTING; DELAY; DIGITAL SYSTEM; DYNAMIC VOLTAGE SCALING; FREQUENCY; ITERATIVE ALGORITHM; TIMING;

DATA FLOW GRAPHS;

EID: 84927710403     PISSN: 21593469     EISSN: 21593477     Source Type: Conference Proceeding    
DOI: 10.1109/ISVLSI.2003.1183443     Document Type: Conference Paper

References (12)

1. T. Sakurai, A.R. Newton, "Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas," IEEE Journal of Solid-State Circuits, vol. 25, pp. 584 -594, April 1990.
2. V. Sandararajan, K.K. Parhi, "Synthesis of low power CMOS VLSI circuits using dual supply voltages," DAC 1999, pp. 72 -75, 1999.
3. M. Johnson, K. Roy, "Optimal Selection of Supply Voltages and Level Conversions During Data Path Scheduling Under Resource Constraints," ICCD, pp. 72-77, 1996.
4. S.P. Mohanty, N. Ranganathan, V. Krishna, "Datapath scheduling using dynamic frequency clocking," ISVLSI, pp. 65-70, 2002.
5. A. Manzak, C Chakrabarti, "Variable Voltage Task Scheduling Algorithms for Minimizing Energy," ISLPED, pp. 279-282, August 2001.
6. M. Potkonjak, J. Rabaey, "A Scheduling and Resource Allocation Algorithm for Hierarchical Signal Flow Graphs," DAC, June 1989.
7. A. Chandrakasan, M. Potkonjak, J. Rabaey, and R.W. Brodersen, "HYPER-LP: A System for Power Minimization Using Architectural Transformations," ICCAD, 1992.
8. T. Ishihara and H. Yasuura, "Voltage Scheduling Problem for Dynamically Variable Voltage Processors," ISLPED, pp. 197-202, August 1998.
9. C.M. Krishna and Y.H. Lee, "Voltage-Clock-Scaling Adaptive Scheduling Techniques for Low-Power Hard Real- Time Systems," Proc. Real-Time Technology and Applications Symposium, May 2000.
10. S. Lee and T. Sakurai, "Run-time Voltage Hopping for Low Power Real-Time Systems," DAC, pp. 806-809, 2000.
11. T. Pering, T. Burd, R. Brodersen, "The Simulation and Evaluation of Dynamic Voltage Scheduling Algorithms," ISLPED, pp. 76-81, 1998.
12. J. Chang, M. Pedram, "Energy Minimization Using Multiple Supply Voltages," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, vol. 5, no. 4, December 1997.