SuPREME: Substrate and Power-delivery Reluctance-Enhanced Macromodel Evaluation

IEEE/ACM International Conference on Computer-Aided Design, Digest of Technical Papers

Volumn , Issue , 2003, Pages 786-792

  Chen, Tsung Hao ^a   Luk, Clement ^a   Chen, Charlie Chung Ping ^b  

^a UNIVERSITY OF WISCONSIN MADISON   (United States)

^b NATIONAL TAIWAN UNIVERSITY   (Taiwan)

Author keywords

[No Author keywords available]

Indexed keywords

POWER DELIVERY SYSTEMS; POWER REDUCTION; SYSTEM ON A CHIP (SOC);

ALGORITHMS; CAPACITANCE; COMPUTATIONAL COMPLEXITY; COMPUTER SIMULATION; COPPER; DIGITAL INTEGRATED CIRCUITS; ELECTRIC CONDUCTIVITY; ELECTRIC POTENTIAL; FREQUENCY RESPONSE; MAXWELL EQUATIONS; MICROPROCESSOR CHIPS; MOBILE COMPUTING; PROBLEM SOLVING; SPURIOUS SIGNAL NOISE; VLSI CIRCUITS;

ELECTRIC POWER DISTRIBUTION;

EID: 0346148440     PISSN: 10923152     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (21)

1. B. R. Stanisic, N. K. Verghese, R. A. Rutenbar, L. R. Carley, and D. J. Allstot, Addressing substrate coupling in mixed-mode ic's simulation and power distribution synthesis, IEEE Journal of Solid-State Circuits, 29(3), March 1994.
2. L. M. Silveira. Characterizing substrate coupling in deep-submicron designs. IEEE Design & Test of Computers, March-April 2002.
3. R. Panda, S. Sundareswaran, and D. Blaauw, On the interaction of power distribution network with substrate. In ISLPED, August 2001.
4. H. Ymeri, B. Nauwelaers, K. Maex, S. Vandenberghe, and D. De Roest, New analytic expressions for mutual inductance and resistance of coupled interconnects on lossy silicon substrate. Digest of Papers of Silicon Monolithic Integrated Circuits in RF Systems, pages 192-200, 2001.
5. Y. Massoud and J. White, Simulation and modeling of the effect of substrate conductivity on coupling inductance, In Electron Devices Meeting, pages 491-494, December 1995.
6. Minqing Liu, Tiejun Yu, and W. W.-M Dai. Fast 3-D inductance extraction in lossy multi-layer substrate. In ICCAD, pages 424-429, 2001.
7. A.E. Ruehli. Inductance calculatioin in a complex integrated curcuit environment. IBM Journal of Research and Development, pages 470-481, September 1972.
8. B. Krauter and L.T. Pileggi. Generating sparse partial inductance matrices with guaranteed stability. In ICCAD, November 1995.
9. K.L. Shepard and Z. Tian. Return-limited inductances: A practical approach to on-chip inductance extraction. IEEE Trans. on Computer Aided Design of Integrated Ciurcuits and Systems, 19(4):425-436, April 2000.
10. K. Gala, V. Zolotov, R. Panda, B. Young, J. Wang, and D. Blaauw. On-chip Inductance modeling and analysis. In DAC, June 2000.
11. H. Ji, A. Devgan, and W. Dai. Ksim: A stable and efficient rkc simulator for capturing on-chlp inductance effect. In ASPDAC, June 2001.
12. Tsung-Hao Chen, Clement Luk, and Charlie Chung-Ping Chen. INDUCTWISE: Inductance-Wise Interconnect Simulator and Extractor. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 22(7), July 2003.
13. P. Feldmann and R. W. Freund. Efficient linear circuit analysis by padé approximation via the lanczos process. IEEE Trans. on Computer Aided Design of Integrated Ciurcuits and Systems, 14, May 1995.
14. A. Odabasioglu, M. Celik, and L.T. Pillage. Prima: Passive reduced-order Interconnect macromodellng algorithm. IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, 17(8):645-654, August 1998.
15. B. N. Sheehan. Enor: Model order reduction of rlc circuits using nodal equations for efficient factorization. In DAC, June 1999.
16. H. Zheng and L. T. Pileggi. Robust and passive moel order reduction for circuits containing susceptance elements. In ICCAD, November 2002.
17. J.M. Wang and T.V. Nguyen. Extended krylov method for reduced order analysis of linear circuits with multiple sources. In DAC, June 2000.
18. Y. Cao, Y.M. Lee, T.H. Chen, and C.C.P. Chen. Hiprime: Hierarchical and passivity reserved interconnect macromodeling engine for rlkc power delivery. In DAC, June 2002.
19. H. Zheng, B. Krauter, M. Seattle, and L. Pileggi. Window-based susceptance models for large-scale rlc circuit analysis. In DATE, 2002.
20. D.K. Su, M.J. Loinaz, S. Masui, and B.A. Wooley. Experimental results and modeling techniques for substrate noise in maxed-signal integrated circuits, IEEE Journal of Solid State Circuits, 38(4), April 1993.
21. R. Gharpurey and R. G. Meyer. Modeling and analysis of substrate coupling in Integrated circuits. IEEE Journal of Solid State Circuits, 31(3), March 1996.