The impact of source code transformations on software power and energy consumption

Journal of Circuits, Systems and Computers

Volumn 11, Issue 5, 2002, Pages 477-502

  Brandolese, Carlo ^a   Fornaciari, William ^a   Salice, Fabio ^a   Sciuto, Donatella ^a  

^a POLITECNICO DI MILANO   (Italy)

Author keywords

Design space exploration; Embedded systems; Software power optimization; Source code transformations

Indexed keywords

EID: 0346043260     PISSN: 02181266     EISSN: None     Source Type: Journal    
DOI: 10.1142/S0218126602000586     Document Type: Article

References (16)

1. E. Macii, M. Pedram, and F. Somenzi, "High-level power modeling, estimation, and optimization", IEEE Trans. CAD 17, 11 (1998) 1061-1079.
2. S. Gupta, M. Miranda, F. Catthoor, and R. Gupta, "Analysis of high-level address code transformations for programmable processors", Proc. IEEE Design Automation Conference, Europe, 2000, pp. 9-13.
3. C. Hulkarni, F. Catthoor, and H. De Man, "Code transformations for low power caching in embedded multimedia processors", Proc. IPPS/SPDP, 1998, pp. 292-297.
4. E. De Greef, F. Catthoor, and H. De Man, "Program transformation strategies for memory size and power reduction of pseudoregular multimedia subsystems", IEEE Trans. Circuits Syst. Video Technol. 8, 6 (1998) 719-733.
5. N. Bellas, I. N. Hajj, C. D. Polychronopoulos, and G. Stamoulis, "Architectural and compiler techniques for energy reduction in high-performance microprocessors", IEEE Trans. VLSI 8, 3 (2000) 317-326.
6. V. Tiwari, S. Malik, and A. Wolfe, "Compilation techniques for low energy: an overview", Proc. IEEE Int. Symp. Low Power Electronics, Digest of Technical Papers, 1994, pp. 38-39.
7. L. Benini and G. De Micheli, "System-level power optimization: techniques and tools", ACM Trans. Design Automation Electron. Syst. 5 (2000) 115-192.
8. R. Mehta, R. M. Owens, M. J. Irwin, R. Chen, and D. Ghosh, "Techniques for low energy software", Proc. Int. Symp. Low Power Electron. Design, 1997, pp. 72-75.
9. C. Brandolese, W. Fornaciari, and F. Salice, "Code-level transformations for software power optimization", CEFRIEL, Tech. Rep. N. RT-02-004, 2002.
10. W. Ye, N. Vijaykrishnan, M. Kandemir, and M. J. Irwin, "The design and use of SimplePower: a cycle-accurate energy estimation tool", Proc. IEEE Design Automation Conference, 2000, pp. 340-345.
11. D. Burger and T. M. Austin, "The SimpleScalar Tool Set, version 2.0", University of Wisconsin-Madison, Comp. Sci. Dept., Tech. Rep. N. 1342, http://www.cs.wisc.edu/~mscalar/simplescalar.html (1997).
12. W.-T. Shiue and C. Chakrabarti, "Memory exploration for low power embedded systems", Proc. IEEE Symp. Circuits Syst. 1 (1999) 250-253.
13. M. B. Kamble and K. Ghosse, "Analytical energy dissipation models for low power caches", Proc. IEEE Symp. Low Power Electron. Design, 1997, pp. 143-148.
14. C. Brandolese, W. Fornaciari, L. Pomante, F. Salice, and D. Sciuto, "A multi-level strategy for software power estimation", Proc. IEEE Int. Symp. Syst. Synthesis, 2000, pp. 187-192.
15. C. Brandolese, W. Fornaciari, F. Salice, and D. Sciuto, "Source-level execution time estimation of C programs", Proc. IEEE Hardware/Software Codesign Workshop, 2001, pp. 98-103.
16. The Stanford SUIF Compiler Group , "SUIF Compiler System", Stanford University, http://suif.stanford.edu/ (1999).