Low-power design techniques for low-voltage fast-settling operational amplifiers in switched-capacitor applications

Integration, the VLSI Journal

Volumn 36, Issue 4, 2003, Pages 175-189

  Lotfi, Reza ^a   Taherzadeh Sani, Mohammad ^a   Yaser Azizi, M ^a   Shoaei, Omid ^a  

^a UNIVERSITY OF TEHRAN   (Iran)

Author keywords

Analog integrated circuits; Low voltage low power design; Operational amplifiers; Pipelined A D converters

Indexed keywords

ELECTRIC CONVERTERS; ELECTRIC POTENTIAL; ELECTRIC POWER SYSTEMS; MOS CAPACITORS; OPERATIONAL AMPLIFIERS; SIGNAL TO NOISE RATIO; SWITCHING NETWORKS;

CASCODE COMPENSATION;

CMOS INTEGRATED CIRCUITS;

EID: 0344012020     PISSN: 01679260     EISSN: None     Source Type: Journal    
DOI: 10.1016/j.vlsi.2003.08.001     Document Type: Article

References (12)

1. Ahuja B.K. An improved frequency compensation technique for CMOS operational amplifiers. IEEE J. Solid-State Circuits. SC-18:1983;629-633.
2. R. Lotfi, O. Shoaei, A low-voltage low-power fast-settling operational amplifier for use in high-speed high-resolution pipelined A/D converters, in: Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS 2002, Vol. II, May 2002, pp. 416-419.
3. Ribner D.B., Copeland M.A. Design techniques for cascaded CMOS opamps with improved PSRR and common-mode input range. IEEE J. Solid-State Circuits. SC-19:1984;919-925.
4. L. Yao, M. Steyaert, W. Sansen, Fast settling CMOS two-stage operational transconductance amplifier and their systematic design, in: Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS 2002, Vol. II, May 2002, pp. 839-842.
5. A. Feldman, High-speed, low-power sigma-delta modulators for RF base-band channel applications, Ph.D. Dissertation, University of California, Berkeley, 1997.
6. T. Cho, Low-power low-voltage analog-to-digital conversion techniques using pipelined architectures, Ph.D. Dissertation, University of California, Berkeley, 1995.
7. Rabii S., Wooley B. A 1.8-V digital-audio sigma-delta modulator in 0.8-. μm CMOS IEEE J. Solid-State Circuits. 32:1997;783-796.
8. Palmisano G., Pennisi S. Low-voltage dynamic biasing technique for CMOS class-AB current mode circuits. IEE Electron. Lett. 36(2):2000;114-115.
9. G. Palmisano, S. Pennisi, A true low-voltage CMOS class-AB current mirror, in: Proceedings of the IEEE International Symposium on Circuits and Systems, ISCAS 2000, Vol. IV, 2000, pp. 249-252.
10. Palmisano G., Pennisi S. Dynamic biasing for true low-voltage CMOS class-AB current-mode Circuits. IEEE Trans. Circuits Systems. 47(12):2000;1569-1575.
11. M. Waltari, Circuit techniques for low-voltage and high-speed A/D converters, Ph.D. Dissertation, Helsinki University of Technology, 2002.
12. Abo A.M., Gray P.R. A 1.5-V 10-bit, 14.3MS/s CMOS pipeline analog-to-digital converter. IEEE J. Solid-State Circuits. 34:1999;599-606.