True low-voltage CMOS class AB current mirror

Proceedings - IEEE International Symposium on Circuits and Systems

Volumn 4, Issue , 2000, Pages

  Palmisano, G ^a   Pennisi, S ^a  

^a UNIVERSITY OF CATANIA   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; INTEGRATED CIRCUIT LAYOUT; INTEGRATED CIRCUIT TESTING; THRESHOLD VOLTAGE; TRANSISTORS;

CURRENT MIRRORS; SATURATION VOLTAGE;

CMOS INTEGRATED CIRCUITS;

EID: 0033725362     PISSN: 02714310     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ISCAS.2000.857495     Document Type: Conference Paper

References (16)

1. C. Toumazou, F. Lidgey, D. Haigh (Eds.), Analogue IC design: the current-mode approach, Peter Peregrinus, 1990.
2. J. Robert, P. Deval, G. Wegmann, "Novel CMOS Pipelined A/D Convertor Architecture Using Current Mirrors," Electronics Letters, Vol. 25, No. 11, pp. 691-692, May 1989.
3. Z. Wang, "Design Methodology of CMOS Algorithmic Current A/D Converters in View of Transistor Mismatches," IEEE Trans. on Circuits and Systems, Vol. 38, No. 6, pp. 660-667, June 1991.
4. E. Bruun, "Worst Case Estimate of Mismatch Induced Distortion in Complementary CMOS Current Mirrors," Electronics Letters, Vol. 34, pp. 1625-27, Aug. 1998.
5. S. Kawahito, Y. Tadokoro "CMOS Class-AB Current Mirrors for Precision Current-Mode Analog-Signal-Processing," IEEE Trans. on Circuits and Systems, part II vol. 43, No. 12, pp. 843-845, Dec. 1996.
6. A. Sedra, K. Smith, "A Second-Generation Current Conveyor and Its Applications", IEEE Trans. on Circuit Theory, CT-17, pp. 132-133, Feb. 1970.
7. A. Sedra, G. Roberts, F. Gohh, "The Current Conveyor: History, Progress and New Results," IEE Proc. Part G, Vol. 137, No. 2, pp. 78-87, April 1990.
8. S. Soclof, Design and Applications of Analog Integrated Circuits, Prentice-Hall, 1991.
9. T. Kaulberg, "A CMOS Current-Mode Operational Amplifier," IEEE J. of Solid-State Circuits, Vol. 28, No. 7, pp. 849-852, July 1993.
10. A. Payne, C. Toumazou, "Analog Amplifiers: Classification and Generalization," IEEE Trans. on Circuits and Systems - part I, Vol. 43, No. 1, pp. 43-50, Jan. 1996.
11. G. Palmisano, G. Palumbo, S. Pennisi, "High Linearity CMOS Current Output Stage," Electronics Letters, Vol. 31, No. 10, pp. 789-790, May 1994.
12. G. Palmisano, G. Palumbo, S. Pennisi, "Class AB CMOS Current Output Stages with Reduced Harmonic Distortion," IEEE Trans. on Circuits and Systems - part II Vol. 45, No. 2, pp. 243-250, Feb. 1998.
13. G. Palmisano, G. Palumbo, S. Pennisi, CMOS Current Amplifiers, Kluwer Academic Publishers, Boston 1999.
14. G. Palumbo, S. Pennisi, "A Class AB CMOS Current Mirror with Low-Voltage Capability," Electronics Letters Vol.35, n. 16, pp. 1329-1330, Aug. 1999.
15. Chung-Yu W.u., Wey-Shinn Wey, Tsai-Chng Yu, "A 1.5 V CMOS Balanced Differential Switched-Capacitor Filter with Internal Clock Booster," IEEE ISCAS'95, Seattle, pp. 1025-1028, May 1995.
16. G. Palmisano, G. Palumbo, "Clock Boosters for 1.2-V SC Circuits," IEEE ISCAS'97, Hong Kong, pp. 2012-2015, June 1997.