A 12-bit 20-MS/s pipelined ADC with nested digital background calibration

Proceedings of the Custom Integrated Circuits Conference

Volumn , Issue , 2003, Pages 409-412

  Wang, X ^a   Hurst, P J ^a   Lewis, S H ^a  

^a University of California Davis   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; CALCULATIONS; CALIBRATION; CAPACITORS; CMOS INTEGRATED CIRCUITS; DIGITAL INTEGRATED CIRCUITS; ELECTRIC POWER SUPPLIES TO APPARATUS; ERROR ANALYSIS; OPERATIONAL AMPLIFIERS;

POWER DISSIPATION;

ANALOG TO DIGITAL CONVERSION;

EID: 0242696104     PISSN: 08865930     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (15)

1. S.-U. Kwak, B.-S. Song, and K. Bacrania, "A 15-b 5-MSample/s Low-Spurious CMOS ADC," IEEE J. Solid-State Circuits, pp. 1866-1875, Dec. 1997.
2. R. Jewett, K. Poulton, K.-C. Hsieh, and J. Doernberg, "A 12-b 128-MSample/s ADC with 0.05 LSB DNL," International Solid-State Circuits Conference, pp. 138-139, Feb. 1997.
3. J. M. Ingino, and B. A. Wooley, "A Continuously Calibrated 12-b, 10-MS/s, 3.3-V A/D Converter," IEEE J. Solid-State Circuits, pp. 1920-1931, Dec. 1998.
4. J. Ming, and S. H. Lewis, "An 8-bit 80-Msample/s Pipelined Analog-to-Digital Converter With Background Calibration," IEEE J. Solid-State Circuits, pp. 1489-1497, Oct. 2001.
5. H. Ohara, H. X. Ngo, M. J. Armstrong, C. F. Rahim, and P. R. Gray, "A CMOS Programmable Self-Calibrating 13-bit Eight-Channel Data Acquisition Peripheral," IEEE J. Solid-State Circuits, pp. 930-938, Dec. 1987.
6. H. S. Lee, "A 12-b 600 ks/s Digitally Self-Calibrated Pipelined Algorithmic ADC," IEEE J. Solid-State Circuits, pp. 509-515, Apr. 1994.
7. O. E. Erdoǧan, P. J. Hurst, and S. H. Lewis, "A 12-b Digital-Background-Calibrated Algorithmic ADC with -90-dB THD," IEEE J. Solid-State Circuits, pp. 1812-1820, Dec. 1999.
8. A. Karanicolas, H.-S. Lee, and K. Bacrania, "A 15-b 1Msample/s digitally self-calibrated pipeline ADC," IEEE J. Solid-State Circuits, vol. 28, no. 12, pp. 1207-1215, Dec. 1993.
9. B. Ginetti, P. G. A. Jespers, and A. Vandemeulebroecke, "A CMOS 13-b Cyclic RSD A/D Converter," IEEE J. Solid-State Circuits, pp. 957-965, July 1992.
10. K. Nagaraj, "Efficient Circuit Configurations for Algorithmic Analog to Digital Converters," IEEE Trans. on Circuits and Systems II, pp. 777-785, Dec. 1993.
11. T. C. Choi, R. T. Kaneshiro, R. W. Brodersen, P. R. Gray, W. B. Jett, and M. Wilcox, "High-Frequency CMOS Switched-Capacitor Filters for Communication Applications," IEEE J. Solid-State Circuits, pp. 652-664, Dec. 1983.
12. K. Nagaraj, H. S. Fetterman, J. Anidjar, S. H. Lewis, and R. G. Renninger, "A 250-mW, 8b, 52-Msamples/s Parallel-Pipelined A/D Converter with Reduced Number of Amplifiers," IEEE J. Solid-State Circuits, pp. 312-320, Mar. 1997.
13. W. Yang, D. Kelly, I. Mehr, M. T. Sayuk, and L. Singer, "A 3-V 340-mW 14-b 75-Msample/s CMOS ADC With 85-dB SFDR at Nyquist Input," IEEE J. Solid-State Circuits, pp. 1931-1936, Dec., 2001.
14. T. B. Cho, and P. R. Gray, "A 10 b, 20 Msample/s, 35 mW Pipeline A/D Converter," IEEE J. Solid-State Circuits, pp. 166-172, Mar. 1995.
15. D. W. Cline and P. R. Gray, "A Power Optimized 13-b 5 Msamples/s Pipelined Analog-to-Digital Converter in 1.2 μm CMOS," IEEE J. Solid-State Circuits, pp. 294-303, Mar. 1996.