메뉴 건너뛰기




Volumn 8, Issue 8, 1996, Pages 1067-1069

Clocked-sense-amplifier-based smart-pixel optical receivers

Author keywords

[No Author keywords available]

Indexed keywords

AMPLIFICATION; CMOS INTEGRATED CIRCUITS; COMPUTER SIMULATION; DESIGN; DIGITAL SIGNAL PROCESSING; ELECTRIC CURRENTS; ENERGY DISSIPATION; FEEDBACK; LIGHT MODULATORS; PHOTODETECTORS; SIGNAL RECEIVERS; TELECOMMUNICATION REPEATERS;

EID: 0030212077     PISSN: 10411135     EISSN: None     Source Type: Journal    
DOI: 10.1109/68.508740     Document Type: Article
Times cited : (25)

References (6)
  • 5
    • 0026853678 scopus 로고
    • A high-speed sensing scheme for 1T dynamic RAM's utilizing the clamped bit-line sense amplifier
    • and references therein
    • T. N. Blalock and R. C. Jaeger, "A high-speed sensing scheme for 1T dynamic RAM's utilizing the clamped bit-line sense amplifier," IEEE J. Solid State Circuits vol. 27, pp. 618-625 1992 (and references therein).
    • (1992) IEEE J. Solid State Circuits , vol.27 , pp. 618-625
    • Blalock, T.N.1    Jaeger, R.C.2


* 이 정보는 Elsevier사의 SCOPUS DB에서 KISTI가 분석하여 추출한 것입니다.