|
Volumn 34, Issue 10, 1998, Pages 936-937
|
Parallel operation of 50 element two-dimensional CMOS smart-pixel receiver array
a a a a a a a a a a |
Author keywords
[No Author keywords available]
|
Indexed keywords
BIT ERROR RATE;
CMOS INTEGRATED CIRCUITS;
CROSSTALK;
INTEGRATED CIRCUIT TESTING;
INTEGRATED OPTOELECTRONICS;
SIGNAL RECEIVERS;
SPECTRUM ANALYSIS;
SMART PIXEL RECEIVERS;
OPTICAL COMMUNICATION EQUIPMENT;
|
EID: 0032072099
PISSN: 00135194
EISSN: None
Source Type: Journal
DOI: 10.1049/el:19980707 Document Type: Article |
Times cited : (9)
|
References (4)
|