Instantiating uninterpreted functional units and memory system: Functional verification of the VAMP

Lecture Notes in Computer Science (including subseries Lecture Notes in Artificial Intelligence and Lecture Notes in Bioinformatics)

Volumn 2860, Issue , 2003, Pages 51-65

  Beyer, Sven ^a   Jacobi, Chris ^b   Kröning, Daniel ^c   Leinenbach, Dirk ^a   Paul, Wolfgang J ^a  

^a SAARLAND UNIVERSITY   (Germany)

^b IBM   (Germany)

^c Carnegie Mellon University   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

DESIGN; DIGITAL ARITHMETIC;

FUNCTIONAL UNITS; FUNCTIONAL VERIFICATION; INSTRUCTION SET; MEMORY SYSTEMS; PRECISION FLOATING POINT; THEOREM PROVING SYSTEMS; VARIABLE LATENCIES; XILINX FPGA;

PIPELINE PROCESSING SYSTEMS;

EID: 0142245459     PISSN: 03029743     EISSN: 16113349     Source Type: Book Series    
DOI: 10.1007/978-3-540-39724-3_7     Document Type: Article

References (28)

1. C. Berg and C. Jacobi. Formal verification of the VAMP floating point unit. In Proc. 11th CHARME, volume 2144 of LNCS, pages 325-339. Springer, 2001.
2. B. Brock, W. A. Hunt, and M. Kaufmann. The FM9001 microprocessor proof. Technical Report Technical Report 86, Computational Logic Inc., 1994.
3. J. R. Burch and D. L. Dill. Automatic verification of pipelined microprocessors control. In CAV 94, volume 818, pages 68-80, Standford, California, USA, 1994. Springer-Verlag.
4. Y.-A. Chen, E. M. Clarke, P.-H. Ho, Y. Hoskote, T. Kam, M. Khaira, J. W. O'Leary, and X. Zhao. Verification of all circuits in a floating-point unit using word-level model checking. In FMCAD, volume 1166 of LNCS, pages 19-33. Springer, 1996.
5. W. Damm and A. Pnueli. Verifying out-of-order executions. In Charme IFIP WG10.5, pages 23-47, Montreal, Canada, 1997. Chapman & Hall.
6. A. P. Eiriksson. The formal design of 1M-gate ASICs. In G. Gopalakrishnan and P. Windley, editors, FMCAD 98, volume 1522 of LNCS, pages 49-63. Springer, 1998.
7. J. L. Hennessy and D. A. Patterson. Computer Architecture: A Quantitative Approach. Morgan Kaufmann, San Mateo, CA, second edition, 1996.
8. R. Hosabettu, M. Srivas, and G. Gopalakrishnan. Proof of correctness of a processor with reorder buffer using the completion functions approach. In Computer-Aided Verification, CAV '99, volume 1633, pages 47-59, Trento, Italy, 1999. Springer-Verlag.
9. Institute of Electrical and Electronics Engineers. ANSI/IEEE standard 754-1985, IEEE Standard for Binary Floating-Point Arithmetic, 1985.
10. C. Jacobi. Formal verification of complex out-of-order pipelines by combining model-checking and theorem-proving. In CAV, volume 2404 of LNCS. Springer, 2002.
11. C. Jacobi. Formal Verificaton of a fully IEEE compliant floating point unit. PhD thesis, Saarland University, Germany, 2002.
12. D. Kroening. Formal Verification of Pipelined Microprocessors. PhD thesis, Saarland University, Computer Science Department, 2001.
13. D. Kröning, S. Müller, and W. Paul. Proving the correctness of pipelined micro-architectures. In 3ITG-/GI/GMM-Workshop Methoden und Beschreibungsprachen zur Modellierung und Verifikation von Schaltungen und System, pages 89-98. VDE Verlag, 2000.
14. D. Kröning, S. Müller, and W. Paul. Proving the correctness of processors with delayed branch using delayed PCs. pages 579-588, 2000.
15. D. Kröning and W. Paul. Automated pipeline design. In Proc. of the 38th Design Automation Conference, pages 810-815. ACM Press, 2001.
16. K. McMillan. Verification of an implementation of Tomasulo's algorithm by compositional model checking. In CAV 98, volume 1427. Springer, June 1998.
17. K. McMillan. Parameterized verification of the FLASH cache coherence protocol by compositional model checking. In CHARME 2001, volume 2144 of LNCS. Springer, 2001.
18. S. M. Mueller and W. J. Paul. Computer Architecture. Complexity and Correctness. Springer, 2000.
19. J. O'Leary, X. Zhao, R. Gerth, and C.-J. H. Seger. Formally verifying IEEE compliance of floating-point hardware. Intel Technology Journal, Q1, 1999.
20. S. Owre, N. Shankar, and J. M. Rushby. PVS: A prototype verification system. In CADE 11, volume 607 of LNAI, pages 748-752. Springer, 1992.
21. D. M. Russinoff. A mechanically checked proof of IEEE compliance of the floating point multiplication, division and square root algorithms of the AMD-K7 processor. LMS Journal of Computation and Mathematics, 1:148-200, 1998.
22. D. M. Russinoff. A case study in formal verification of register-transfer logic with ACL2: The floating point adder of the AMD Athlon processor. In FMCAD-00, volume 1954 of LNCS. Springer, 2000.
23. J. Sawada and W. A. Hunt. Trace table based approach for pipelined microprocessor verification. In CAV 97, volume 1254 of LNCS. Springer, 1997.
24. J. Sawada and W. A. Hunt. Processor verification with precise exceptions and speculative execution. In CAV 98, volume 1427 of LNCS. Springer, 1998.
25. X. Shen, Arvind, and L. Rudolph. CACHET: an adaptive cache coherence protocol for distributed shared-memory systems. In International Conference on Supercomputing, 1999.
26. J. Stoy, X. Shen, and Arvind. Proofs of correctness of cache-coherence protocols. In FME, volume 2021 of LNCS. Springer, 2001.
27. M. N. Velev and R. E. Bryant. Superscalar processor verification using efficient reductions of the logic of equality with uninterpreted functions to prepositional logic. In Charme, volume 1703 of LNCS. Springer, 1999.
28. M. N. Velev and R. E. Bryant. Formal verification of superscale microprocessors with multicycle functional units, exception, and branch prediction. In DAC. ACM, 2000.