A Clock-Tuning Circuit for System-on-Chip

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 11, Issue 4, 2003, Pages 616-626

  Elboim, Yaron ^a,b   Kolodny, Avinoam ^c   Ginosar, Ran ^c  

^a Oren Semiconductor Ltd   (Israel)

^b INTEL CORPORATION   (Israel)

^c TECHNION ISRAEL INSTITUTE OF TECHNOLOGY   (Israel)

Author keywords

Circuit tuning; Clock distribution; Inserted delay; Intellectual property (IP) core; System on chip (SoC)

Indexed keywords

HIERARCHICAL SYSTEMS; INTELLECTUAL PROPERTY; SYNCHRONIZATION; TUNING;

CLOCK-TUNING CIRCUITS;

TIMING CIRCUITS;

EID: 0141862183     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2003.812371     Document Type: Article

References (22)

1. W. J. Dally and J. W. Poulton, Digital Systems Engineering. Cambridge, U.K.: Cambridge Univ. Press, 1998.
2. K. D. Wagner, "Clock system design," IEEE Des. Test Comput., pp. 9-27, Oct. 1988.
3. P. J. Restle and A. Deutsch, "Designing the best clock distribution network," in Proc. 1998 Symp. Very Large Scale Integration (VLSI) Circuits, 1998, pp. 1-5.
4. R. Ginosar and R. Kol, "Adaptive synchronization," in Proc. 2000 Workshop Asynchronous Interfaces (AINT), Delft, The Netherlands, July 2000.
5. C. K. Lennard and E. Granata, "The meta-methods: Managing design risk during IP selection and integration," in Proc. IP 1999 Europe, pp. 285-299.
6. M. Keating and P. Bricaud, Reuse Methodology Manual for System-on-a-Chip Designs. Norwell, MA: Kluwer, 1999.
7. J. M. Rabaey, Digital Integrated Circuits a Design Perspective. Englewood, NJ: Prentice-Hall, 1996, Prentice-Hall Electronics and VLSI series.
8. D. G. Messerschmitt, "Synchronization in digital system design," IEEE J. Selected Areas Commun., vol. 8, pp. 1404-1419, Oct. 1990.
9. VSI Alliance Architecture Document. VSI Alliance, Los Gatos, CA. [Online]. Available: http://www.vsi.org/library/specs/summary.htm
10. D. Sylvester and K. Keutzer, "Rethinking deep-submicron circuit design," IEEE Computer, pp. 25-33, Nov. 1999.
11. R. Ho, K. W. Mai, and M. Horowitz, "The future of wires," Proc. IEEE, vol. 89, pp. 490-504, Apr. 2001.
12. D. W. Baily and B. J. Benschneider, "Clocking design and analysis for a 600-MHz alpha, microprocessor," IEEEJ. Solid-State Circuits, vol. 33, pp. 1627-1633, Nov. 1998.
13. H. Mizuno and K. Ishibashi, "A noise-immune GHz-clock distribution scheme using synchronous oscillators," in Proc. IEEE Int. Solid-State Circuits Conf., 1988, pp. 404-405.
14. S. A. Ward and R. H. Halsted. Computation Structures. Cambridge, MA:MIT Press, 1990.
15. E. G. Friedman, Clock Distribution Networks in VLSI Circuits and Systems. Piscataway, NJ: IEEE Press, 1995.
16. S. Rusu and G. Singer, "The first IA-64 microprocessor," IEEE J. Solid-State Circuits, vol. 35, pp. 1539-1544, Nov. 2000.
17. S. Tam, S. Rusu, U. N. Desai, R. Kim, J. Zhang, and I. Young, "Clock generation and distribution for the first IA-64 microprocessor," IEEE J. Solid-State Circuits, vol. 35, pp. 1545-1552, Nov. 2000.
18. C. -S. Li, K. N. Sivarajan, and D. Messerschmitt, "Statistical analysis of timing rules for high speed synchronous VLSI systems," IEEE Trans. VLSI Syst., vol. 7, pp. 477-482, Dec. 1999.
19. V. Gutnik and A. P. Chandrakasan, "Active GHz clock network using distributed PLL's," IEEE J. Solid-State Circuits, vol. 35, pp. 1553-1560, Nov. 2000.
20. T. Saeki, "A 2.5-ns clock access, 250 MHz, 256-Mb SDRAM with synchronous mirror delay," IEEE J. Solid-State Circuits, vol. 30, pp. 1656-1668, Nov. 1996.
21. P. J. Restle et al., "A clock distribution network for microprocessors," IEEE J. Solid-State Circuits, vol. 36, pp. 792-797, May 2001.
22. I. S. Kourtev and E. G. Friedman, Timing Optimization through Clock Skew Scheduling. Norwell, MA: Kluwer, 2000.