Statistical analysis of timing rules for high-speed synchronous VLSI systems

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 7, Issue 4, 1999, Pages 477-482

  Li, Chung Sheng ^a   Sivarajan, Kumar N ^a   Messerschmitt, David G ^b  

^a IBM T J WATSON RESEARCH CENTER   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Random skew; Self timed VLSI systems; Static skew; Synchronous VLSI systems; Timing rules; Timing skew; Wave pipelining

Indexed keywords

MATHEMATICAL MODELS; SPURIOUS SIGNAL NOISE; STATISTICAL METHODS;

RANDOM SKEW; STATIC SKEW;

VLSI CIRCUITS;

EID: 0033280316     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.805754     Document Type: Article

References (14)

1. D. G. Messerschmitt, "Synchronization in digital system design," IEEE Trans. Select. Areas Commun., vol. 8, pp. 1404-1419, Oct. 1990.
2. M. Afghani and C. Svensson, "Performance of synchronous and asynchronous schemes for VLSI systems," IEEE Trans. Comput., vol. 41, pp. 858-872, July 1992.
3. K. A. Sakallah, T. N. Mudge, T. M. Burks, and E. S. Davidson, "Synchronization of pipelines," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1132-1146, Aug. 1993.
4. L. W. Gotten, "Maximum-rate pipeline systems," in AFIPS Proc. Spring Joint Comput. Conf., 1969, pp. 581-586.
5. C. T. Gray, W. Liu, and R. K. Cavin III, Wave Pipelining: Theory and CMOS Implementation. Norwell, MA: Kluwer, 1994.
6. D. F. Wann and M. A. Franklin, "Asynchronous and clocked control structures for VLSI based interconnection network," IEEE Trans. Comput., vol. C-32, pp. 284-293, Mar. 1983.
7. G. Jacobs and R. W. Brodersen, Self-Timed Integrated Circuits for Digital Signal Processing Applications. New York: IEEE Press, 1988.
8. T. H.-Y. Meng, R. W. Brodersen, and D. G. Messerschmitt, "Automatic synthesis of asynchronous circuits from high-level specifications," IEEE Trans. Computer-Aided Design, vol. 8, pp. 1185-1205, Nov. 1989.
9. D. M. Chapiro, "Globally-asynchronous locally-synchronous systems," Ph.D. dissertation, Stanford Univ., Stanford, CA, 1986.
10. A. F. Champernowne, L. B. Bushard, J. T. Rusterholz, and J. R. Schomburg, "Latch-to-latch timing rules," IEEE Trans. Comput., vol. 39, pp. 798-808, June 1990.
11. J. P. Fishburn, "Clock skew optimization," IEEE Trans. Comput., vol. 39, pp. 945-951, July 1990.
12. R. L. Khalil, "Clock skew analysis for si and gaas receivers," Proc. SPIE - Int. Soc. Opt. Eng., vol. 1178, pp. 171-176, 1989.
13. S. D. Kugelmass and K. Steiglitz, "An upper bound on expected clock skew in synchronous systems," IEEE Trans. Comput., vol. 39, pp. 1475-1477, Dec. 1990.
14. R. V. Hogg and A. T. Craig, Introduction to Mathematical Statistics, 4th ed. New York: Macmillan, 1978.