Memory optimization in single chip network switch fabrics

Proceedings - Design Automation Conference

Volumn , Issue , 2002, Pages 530-535

  Whelihan, David ^a   Schmit, Herman ^a  

^a CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

CHIP DESIGNS; ON-CHIP MEMORY;

BANDWIDTH; COMPUTER SIMULATION; COST BENEFIT ANALYSIS; DATA STORAGE EQUIPMENT; OPTIMIZATION; QUEUEING NETWORKS; SWITCHING NETWORKS;

MICROPROCESSOR CHIPS;

EID: 0036044676     PISSN: 0738100X     EISSN: None     Source Type: Journal    
DOI: 10.1109/DAC.2002.1012682     Document Type: Article

References (18)

1. Performance analysis of k-ary n-cube interconnection networks
2. The torus routing chip
3. A survey of wormhole routing techniques in direct networks
4. A router architecture for real-time communication in multicomputer networks
5. LVDS I/0 interface for Gb/s-per-pin operation in 0.35-μm CMOS
6. Atlas I: Implementing a single-chip ATM switch with backpressure
7. Atlas II: Optimizing a 10 Gbps single-chip ATM switch
8. 1-GHz fully pipelined 3.7-ns address access time 8kx1024 embedded synchronous DRAM macro
9. Register organization for media processing
10. Embedded DRAM: More than just a memory
11. Embedded DRAM development: Technolgy, physical design, and application issues
12. On-chip communication architecture for OC-768 network processors
13. Reconfgurable shared buffer ATM switch