What is the appropriate model for crosstalk control?

Proceedings - 13th Symposium on Integrated Circuits and Systems Design

Volumn , Issue , 2000, Pages 315-320

  Scheffer, L ^a  

^a CADENCE DESIGN SYSTEMS   (United States)

Author keywords

Circuit noise; Computer errors; Coupling circuits; Crosstalk; Interference; Predictive models; Rivers; Switches; Timing; Voltage

Indexed keywords

COUPLED CIRCUITS; ELECTRIC POTENTIAL; INTEGRATED CIRCUITS; RIVERS; SWITCHES; SYSTEMS ANALYSIS; TIMING CIRCUITS; WAVE INTERFERENCE;

ACCURATE PREDICTION; APPROPRIATE MODELS; CIRCUIT NOISE; COMPUTER ERRORS; CROSSTALK MODELS; PREDICTIVE MODELS; TIMING; TOOL DEVELOPMENT;

CROSSTALK;

EID: 0042650339     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/SBCCI.2000.876048     Document Type: Conference Paper

References (16)

1. C. J. Alpert, A. Devgan, and S. T. Quay. Buffer insertion for noise and delay optimization. IEEE Trans. on CAD, 18(11):1633, November 1999.
2. I. Catt. Crosstalk (noise) in digital systems. IEEE Trans. Electron. Comput, ED-16:743-763, 1967.
3. A. Deutsch, G. Kopcsay, P. Restle, G. Katopis, W. Becker, H. Smith, P. Coteus, C. Surovic, B. Rubin, R. Dunne, T. Gallo, K. Jenkins, L. Terman, R. Dennard, G. Sai-Halasz, and D. Knebel. When are transmission-line effects important for on-chip interconnections. In 47th Electronic Components and Technology Conference, pages 704-712, 1997.
4. A. Deutsch, H. Smith, G. Katopis, W. Becker, P. Coteus, C. Surovic, G. Kopcsay, B. Rubin, R. Dunne, T. Gallo, D. Knebel, B. Krauter, L. Terman, G. Sai-Halasz, and P. Reslte. The importance of inductance and inductive coupling for on-chip wiring. In IEEE 6th Topical Meeting on Electrical Performance of Electronic Packaging, pages 53-56, 1997.
5. A. Deutsch, H. Smith, G. V. Kopesay, D. Edelstein, and P. Coteus. On-chip wiring design challenges for ghz operation. In Electrical Performance of Electronic Packaging, pages 45-48, 1999.
6. A. Deutsch, H. Smith, C. Surovic, G. Kopcsay, D. Webber, G. Katopis, W. Becker, P. Coteus, A. Dansky, and G. Sai-Halasz. Frequency-dependent crosstalk modeling for on-chip interconnections.In IEEE 7th Topical Meeting on Electrical Performance of Electronic Packaging, pages 35-38, 1998.
7. L. Gal. On-chip crosstalk - the new signal integrity challenge. In Proceeding of the IEEE Custom Integrated Circuits Conference, pages 12.1.1-12.1.4, 1995.
8. D. Kirkpatrick and A. Sangiovanni-Vincentelli. Digital sensitivity: predicting signal interaction using functional analysis. In IEEE International Conference on Computer-aided Design, pages 536-541, 1996.
9. T. Sakurai. Closed form expressions for interconnection delay, coupling and crosstalk in vlsi's. IEEE Trans. Electron Devices, 40:118-124, January 1993.
10. K. L. Shepard, V. Narayanan, P. C. Elmendorf, and G. Zheng. Global harmony: Coupled noise analysis for fullchip rc interconnect networks. In IEEE International Conference on Computer-aided Design, 1997.
11. K. L. Shepard, V. Narayanan, and R. Rose. Harmony: Static noise analysis of deep submicron digital integrated circuits. IEEE Trans. on CAD, 18(8): 1132, August 1999.
12. K. Shephard and V. Narayan. Noise in submicron digital design. In IEEE International Conference on Computer-aided Design, pages 524-531, 1996.
13. T. Stohr, H. Alt, A. Hetzel, and J. Koehl. Analysis, reduction and avoidance of crosstalk on vlsi chips. In Proc. Int. Symp. Physical Design, pages 211-218, 1998.
14. A. Vittal, L. H. Chen, M. Marek-Sadowska, K.-P. Wang, , and S. Yang. Crosstalk in vlsi interconnections. IEEE Trans. on CAD, 18(12):1817, December 1999.
15. J. Wang, Q. Yu, and E. Kuh. Coupled noise estimation for distributed rc interconnect model. In Design, Automation and Test in Europe Conference and Exhibition, pages 664-668, 1999.
16. S.-C. Wong, G.-Y. Lee, and D.-J. Ma. Modeling of interconnect capacitance, delay, and crosstalk in vlsi. IEEE Transactions on Semiconductor Manufacturing, 13(1):108-111, February 2000.