The Need for Fast Communication in Hardware-Based Speculative Chip Multiprocessors

International Journal of Parallel Programming

Volumn 29, Issue 1, 2001, Pages 3-33

  Krishnan, Venkata ^a   Torrellas, Josep ^b  

^a HEWLETT PACKARD COMPANY   (United States)

^b University of Illinois at Urbana Champaign   (United States)

Author keywords

Chip multiprocessor; Data dependence speculation; Inter thread communication; Speculative multithreading

Indexed keywords

EID: 0042281592     PISSN: 08857458     EISSN: None     Source Type: Journal    
DOI: 10.1023/A:1026479803767     Document Type: Article

References (28)

1. G. Lesartre and D. Hunt, PA-8500: The continuing evolution of the PA-8000 family, COMPCON (1997).
2. D. Matzke. Will physical scalability sabotage performance gains? IEEE Computer 30(9):37-39 (September 1997).
3. M. Fillo, S. Keckler, W. Dally, N. Carter, A. Chang, Y. Gurevich, and W. Lee, The M-machine multicomputer, 28th Int'l. Symp. on Computer Microarchitecture (MICRO-28), pp. 146-156 (November 1995).
4. L. Hammond, M. Willey, and K. Olukotun, Data speculation support for a chip multiprocessor, Eighth Int'l. Conf. Architectural Support for Progr. Lang. Oper. Syst. (ASPLOS) (October 1998).
5. V. Krishnan and J. Torrellas, A chip-multiprocessor architecture with speculative multithreading. Special section on multithreaded architecture, IEEE Trans. Computers 48(9):866-880 (September 1999).
6. P. Marcuello and A. Gonzalez, Clustered speculative multithreaded processors, 13th Int'l. Conf. on Supercomputing (ICS) (June 1999).
7. E. Rotenberg, Q. Jacobson, Y. Sazeides, and J. Smith, Trace processors, 30th Int'l. Symp. on Microarchitecture (MICRO-30), pp. 138-148 (December 1997).
8. G. Sohi, S. Breach, and T. N. Vijaykumar, Multiscalar processors, 22nd Int'l. Symp. on Computer Architecture, pp. 414-425 (June 1995).
9. J. Steffan and T. Mowry, The potential for using thread-level data speculation to facilitate automatic parallelization, Fourth Int'l. Symp. on High-Performance Computer Architecture, pp. 2-13 (February 1998).
10. J. Tsai and P. Yew, The superthreaded architecture: Thread pipelining with runtime data dependence checking and control speculation, PACT '96, pp. 35-46 (October 1996).
11. P. Dubey, K. O'Brien, K. O'Brien, and C. Barton, Single-program speculative multithreading (SPSM) architecture: Compiler-assisted fine-grained multithreading, Proc. IFIP WG 10.3 Working Conf. on Parallel Architectures and Compilation Techniques, PACT '95, pp. 109-121 (June 1995).
12. E. Rotenberg, S. Bennett, and J. Smith, Trace cache: A low latency approach to high bandwidth instruction fetching, 29th Int'l. Symp. on Microarchitecture (MICRO-29), pp. 24-34 (December 1996).
13. S. Breach, T. N. Vijaykumar, and G. Sohi, The anatomy of the register file in a multiscalar processor, 27th Int'l. Symp. on Microarchitecture (MICRO-27), pp. 181-190 (December 1994).
14. G. Xiao, X. Zhou, M. Xu, and K. Dong, SMA: A speculative multithreaded architecture, Workshop on Multithreaded Execution, Architecture and Compilation (MTEAC 2000), held in conjunction with Sixth Int'l. Symp. on High Performance Computer Architecture (HPCA-6) (January 2000).
15. M. Franklin and G. Sohi, ARB: A hardware mechanism for dynamic memory disambiguation, IEEE Trans. Computers 45(5):552-571 (May 1996).
16. S. Gopal, T. N. Vijaykumar, J. Smith, and G. Sohi, Speculative versioning cache, Fourth Int'l. Symp. on High-Performance Computer Architecture, pp. 195-205 (February 1998).
17. J. Lo, S. Eggers, J. Emer, H. Levy, R. Stamm, and D. Tullsen, Converting thread-level parallelism into instruction-level parallelism via simultaneous multithreading, ACM Trans. Computer Syst. 15(3):322-354 (August 1997).
18. MIPS Technologies, Inc. R10000 Microprocessor Chipset, Product Overview (1994).
19. V. Krishnan and J. Torrellas, A direct-execution framework for fast and accurate simulation of superscalar processors, PACT '98, pp. 286-293 (October 1998).
20. J. Veenstra and R. Fowler, MINT: A front end for efficient simulation of shared-memory multiprocessors, MASCOTS'94, pp. 201-207 (January 1994).
21. C. Lee, M. Potkonjak, and W. Mangione-Smith, MediaBench: A tool for evaluating and synthesizing multimedia and communications systems, 30th Int'l. Symp. on Microarchitecture (MICRO-30), pp. 330-335 (December 1997).
22. M. Berry et al., The perfect club benchmarks, Int'l. J. Supercomputer Appl. 3(3):5-40 (1989).
23. W. Blume, R. Doallo, R. Eigenmann, J. Grout, J. Hoeflinger, T. Lawrence, J. Lee, D. Padua, Y. Paek, B. Pottenger, L. Rauchwerger, and P. Tu, Parallel programming with polaris, IEEE Computer 29(12):78-82 (December 1996).
24. M. Hall, J. Anderson, S. Amarasinghe, B. Murphy, S.-W. Liao, E. Bugnion, and M. Lam, Maximizing multiprocessor performance with the SUIF compiler, IEEE Computer 29(12):84-89 (December 1996).
25. B. Smith, Architecture and applications of the HEP multiprocessor computer system, Real-Time Signal Processing IV (SPIE) 298:241-248 (1984).
26. S. Vajapeyam and T. Mitra, Improving superscalar instruction dispatch and issue by exploiting dynamic code sequences, 24th Int'l. Symp. on Computer Architecture, pp. 1-12 (June 1997).
27. M. Franklin and G. Sohi, Register traffic analysis for streamlining inter-operation communication in fine-grain parallel processors, 25th Int'l. Symp. on Microarchitecture (MICRO-25), pp. 236-245 (December 1992).
28. T. N. Vijaykumar and G. Sohi, Task selection for a multiscalar processor, 31st Int'l. Symp. on Microarchitecture (MICRO-31) (December 1998).