Electrical modeling of integrated-package power and ground distributions

IEEE Design and Test of Computers

Volumn 20, Issue 3, 2003, Pages 24-31

  Zheng, Hui ^a   Pileggi, Lawrence ^a   Krauter, Byron ^b  

^a CARNEGIE MELLON UNIVERSITY   (United States)

^b NONE

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; APPLICATION SPECIFIC INTEGRATED CIRCUITS; CMOS INTEGRATED CIRCUITS; COMPUTER AIDED DESIGN; PROBLEM SOLVING; SPURIOUS SIGNAL NOISE; VLSI CIRCUITS;

GROUND DISTRIBUTIONS;

POWER SUPPLY CIRCUITS;

EID: 0038721090     PISSN: 07407475     EISSN: None     Source Type: Journal    
DOI: 10.1109/MDT.2003.1198682     Document Type: Article

References (12)

1. L. Smith et al., "Power Distribution System Design Methodology and Capacitor Selection for Modern CMOS Technology," IEEE Trans. Advanced Packaging, vol. 22, no. 3, Aug 1999, pp. 284-291.
2. A. Devgan, H. Ji, and W. Dai, "How to Efficiently Capture On-Chip Inductance Effects: Introducing a New Circuit Element K," Proc. Int'l Conf. Computer-Aided Design (ICCAD 00), ACM Press, 2000, pp. 150-155.
3. M. Beattie and L Pileggi, "Efficient Inductance Extraction via Windowing," Proc. Design, Automation, and Test in Europe (DATE 01), IEEE CS Press, 2001, pp. 430-436.
4. H. Zheng and L.T. Pileggi, "Robust and Passive Model Order Reduction for Circuit Containing Susceptance Elements," Proc. Int'l Conf. Computer-Aided Design (ICCAD 02), ACM Press, 2002, pp. 761-766.
5. B. Krauter and S. Mehrotra, "Layout Based Frequency Dependent Inductance and Resistance Extraction for On-Chip Interconnect Timing Analysis," Proc. Design Automation Conf. (DAC 98), ACM Press, 1998, pp. 303-308.
6. D. Ling and A. Ruehli, Circuit Analysis, Simulation and Design - Advances in CAD for VLSI, vol. 3, Elsevier Science Publishers B.V., North-Holland, 1987.
7. B. Krauter and L. Pileggi, "Generating Sparse Partial Inductance Matrices with Guaranteed Stability," Proc. Int'l Conf. Computer-Aided Design (ICCAD 95), IEEE CS Press, 1995, pp. 45-52.
8. Z. He, M. Celik, and L. Pileggi, "SPIE: Sparse Partial Inductance Extraction," Proc. Design Automation Conf. (DAC 97), ACM Press, 1997, pp. 137-140.
9. H. Zheng et al., "Window-Based Susceptance Models for Large-Scale RLC Circuit Analyses," Proc. Design, Automation, and Test in Europe (DATE 02), IEEE CS Press, 2002, pp. 628-633.
10. T.H. Chen et al., "INDUCTWISE: Inductance-Wise Interconnect Simulator and Extractor," Proc. Int'l Conf. Computer-Aided Design (ICCAD 02), ACM Press, 2002, pp. 215-220.
11. A. Odabasioglu, M. Celik, and L.T. Pileggi, "PRIMA: Passive Reduced-Order Interconnect Macromodeling Algorithm," IEEE Trans. Computer-Aided Design, vol. 17, no. 8, Aug. 1998, pp. 645-654.
12. D. Scheider et al., "Reliability and Characterization of MLC Decoupling Capacitors with C4 Interconnections," Proc. 46th Electronic Components and Technology Conf., IEEE, 1996, pp. 365-374; http://www.avx.com/ docs/techinfo/c4interc.pdf.