Capturing crosstalk-induced waveform for accurate static timing analysis

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2003, Pages 18-23

  Hashimoto, Masanori ^a   Yamada, Yuji ^a   Onodera, Hidetoshi ^a  

^a KYOTO UNIVERSITY   (Japan)

Author keywords

Capacitive coupling noise; Crosstalk noise; Delay calculation; Slope propagation; Static timing analysis

Indexed keywords

COMPUTER SIMULATION; MOS DEVICES; SPURIOUS SIGNAL NOISE; VLSI CIRCUITS; WAVEFORM ANALYSIS;

DELAY CALCULATION;

DELAY CIRCUITS;

EID: 0038717399     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/640000.640008     Document Type: Conference Paper

References (9)

1. K. Agarwal, Y. Cao, T. Sato, D. Sylvester and C. Hu, "Efficient Generation of Delay Change Curves for Noise-Aware Static Timing Analysis," Proc. ASP-DAC, pp. 77-84, 2002.
2. Y. Sasaki and G. D. Micheli, "Crosstalk Delay Analysis using Relative Window Method," Proc. ASIC/SOC Conference, pp. 9-13, 1999.
3. F. Dartu, L. T. Pileggi, "Calculating Worst-Case Gate Delays Due to Dominant Capacitance Coupling," Proc. DAC, pp. 46-51, 1997.
4. P. D. Gross, R. Arunachalam, K. Rajagopal and L. T. Pileggi, "Determination of Worst-Case Aggressor Alignment for Delay Calculation," Proc. ICCAD, pp. 212-219, 1998.
5. S. Sirichotiyakul, D. Blaauw, C. Oh, R. Levy, V. Zolotov and J. Zuo, "Driver Modeling and Alignment for Worst-Case Delay Noise," Proc. DAC, pp. 720-725, 2001.
6. M. Takahashi, M. Hashimoto and H. Onodera, "Crosstalk Noise Estimation for Generic RC Trees," Proc. ICCD, pp. 110-116, 2001.
7. F. Chang, C. Chen, P. Sabramaniam, "An Accurate and Efficient Gate Level Delay Calculator for MOS Circuits," Proc. DAC, pp. 282-287, 1988.
8. B. N. Sheehan, "Predicting Coupled Noise in RC Circuits By Matching 1, 2, and 3 Moments," Proc. DAC, pp. 532-535, 2000.
9. A. Vittal, L. Chen, M. Marek-Sadowska, K.-P. Wang, and S. Yang, "Crosstalk in VLSI Interconnections," IEEE Trans. CAD, Vol. 18, pp. 1817-1824, 1999.