Efficient generation of delay change curves for noise-aware static timing analysis

Proceedings - 7th Asia and South Pacific Design Automation Conference, 15th International Conference on VLSI Design, ASP-DAC/VLSI Design 2002

Volumn , Issue , 2002, Pages 77-84

  Agarwal, K ^a   Cao, Yu ^b   Sato, T ^c   Sylvester, D ^a   Hu, Chenming ^b  

^a UNIVERSITY OF MICHIGAN   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED DESIGN;

ANALYTICAL APPROACH; CROSSTALK NOISE; IMPACT OF NOISE; MODEL INDEPENDENT; SPICE SIMULATIONS; STATIC TIMING ANALYSIS; SWITCHING WINDOW; TIMING ANALYSIS;

DESIGN;

EID: 84962260194     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASPDAC.2002.994889     Document Type: Conference Paper

References (12)

1. A. B. Kahng, S. Muddu, and E. Sarto, "On switch factor based analysis of coupled RC interconnects," Proc. DAC, pp. 79-84, 2000.
2. F. Dartu and L. T. Pileggi, "Calculating worst-case gate delays due to dominant capacitive coupling," Proc. DAC, pp. 46-51, 1997.
3. R. Arunachalam, K. Rajagopal, and L. T. Pileggi, "TACO: Timing analysis with coupling," Proc. DAC, pp. 266-269, 2000.
4. P. F. Tehrani, S. W. Chyou, and U. Ekambaram, "Deep submicron static timing analysis in presence of crosstalk," Proc. ISQED, pp. 505-512, 2000.
5. B. Franzini, C. Forzan, D. Pandini, P. Scandolara, and A. Dal Fabbro, "Crosstalk aware static timing analysis: a two step approach," Proc. ISQED, pp. 499-503, 2000.
6. T. Sato, Y. Cao, D. Sylvester, and C. Hu, "Characterization of interconnect coupling noise using in-situ delay-change curve measurements," International ASIC/SoC Conference, pp.321-325, 2000.
7. Y. Sasaki and G. De Micheli, "Crosstalk delay analysis using relative window method," International ASIC/SoC Conference, pp. 9-13, 1999.
8. T. Sakurai, "Closed-form expressions for interconnection delay, coupling, and crosstalk in VLSI's", IEEE Trans. on Electron Devices, pp. 118-125, Jan. 1993.
9. Y. Sasaki and K. Yano, "Multi-aggressor relative window method for timing analysis including crosstalk delay degradation," Proc. CICC, pp. 495-498, 2000.
10. J. Cong, D. Z. Pan, and P. V. Srinivas, "Improved crosstalk modeling for noise constrained interconnect optimization," ASP-DAC, 2001
11. J. Qian, S. Pullela, and L. T. Pillage, "Modeling the 'effective capacitance' for the RC interconnect of CMOS gates," IEEE Trans. Computer-Aided Design, pp. 1526-1535, Dec.1994.
12. C. J. Alpert, A. Devgan and C. Kashyap, "A two moment RC delay metric for performance optimization," Intl. Symp. Physical Design, pp. 69-74, 2000