Substrate-triggered SCR device for on-chip ESD protection in fully silicided sub-0.25-μm CMOS process

IEEE Transactions on Electron Devices

Volumn 50, Issue 2, 2003, Pages 397-405

  Ker, Ming Dou ^a   Hsu, Kuo Chun ^a  

^a NATIONAL CHIAO TUNG UNIVERSITY   (Taiwan)

Author keywords

Electrostatic discharge (ESD); ESD protection circuit; Silicon controlled rectifier (SCR); Substrate triggered technique

Indexed keywords

ELECTRIC CURRENT CONTROL; ELECTRIC POWER SYSTEM PROTECTION; ELECTRIC RECTIFIERS; ELECTROSTATICS; SILICON; SUBSTRATES;

ELECTROSTATIC DISCHARGES;

CMOS INTEGRATED CIRCUITS;

EID: 0038394728     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/TED.2003.809028     Document Type: Article

References (17)

1. M.-D. Ker, "Electrostatic discharge protection circuits in CMOS IC's using the lateral SCR devices: An overview," in Proc. IEEE Int. Conf. Electronics Circuits and Systems, 1998, pp. 325-328.
2. R. N. Rountree, "ESD protection for submicron CMOS circuits: Issues and solutions," in IEDM Tech. Dig., 1988, pp. 580-583.
3. C. Duvvury and R. Rountree, "A synthesis of ESD input protection scheme," in Proc. EOS/ESD Symp., 1991, pp. 88-97.
4. A. Chatterjee and T. Polgreen, "A low-voltage triggering SCR for on-chip ESD protection at output and input pads," IEEE Electron Device Lett., vol. 12, pp. 21-22, 1991.
5. M.-D. Ker, C.-Y. Wu, H.-H. Chang, and T.-S. Wu, "Complementary-LVTSCR ESD protection circuit for submicron CMOS VLSI/ULSI," IEEE Trans. Electron Devices, vol. 43, pp. 588-598, 1996.
6. M.-D. Ker, H.-H. Chang, and C.-Y. Wu, "A gate-coupled PTLSCR/NTLSCR ESD protection circuit for deep-submicron low-voltage CMOS IC's," IEEE J. Solid-State Circuits, vol. 32, pp. 38-51, 1997.
7. M.-D. Ker, T.-Y. Chen, C.-Y. Wu, H. Tang, K.-C. Su, and S.-W. Sun, "Novel input ESD protection circuit with substrate-triggering technique in a 0.25-μm shallow-trench-isolation CMOS technology," in Proc. IEEE Int. Symp. Circuits and System, vol. 2, 1998, pp. 212-215.
8. M.-D. Ker, T.-Y. Chen, and C.-Y. Wu, "ESD protection design in a 0.18-μm salicide CMOS technology by using substrate-triggered technique," in Proc. IEEE Int. Symp. Circuits and Systems, vol. 4, 2001, pp. 754-757.
9. C. RUSS, M. Mergens, J. Armer, P. Jozwiak, G. Kolluri, L. Avery, and K. Verhaege, "GGSCR: GGNMOS triggered silicon controlled rectifiers for ESD protection in deep submicron CMOS processes," in Proc. EOS/ESD Symp., 2001, pp. 22-31.
10. M.-D. Ker and K.-C. Hsu, "On-chip ESD protection circuit design with novel substrate-triggered SCR device in sub-quarter-micron CMOS process," in Proc. IEEE Int. Symp. Circuits and Systems, 2002, pp. 529-532.
11. S. Aur, A. Chatterjee, and T. Polgreen, "Hot-electron reliability and ESD latent damage," IEEE Trans. Electron Devices, vol. 35, pp. 2189-2193, 1988.
12. K. R. Mistry, D. Krakauer, and B. S. Doyle, "Impact of snapback-induced hole injection on gate oxide reliability of N-MOSFET's," IEEE Electron Device Lett., vol. 11, pp. 460-462, 1990.
13. G. Weiss and D. Young, "Transient-induced latchup testing of CMOS integrated circuits," in Proc. EOS/ESD Symp., 1995, pp. 194-198.
14. S. Krishnan and A. Amerasekera, "Antenna protection strategy for ultra-thin gate MOSFETs," in Proc. IEEE Int. Symp. Reliability Physics, 1998, pp. 302-306.
15. SS ESD clamp circuits for submicron CMOS VLSI," IEEE Trans. Electron Devices, vol. 46, pp. 173-183, 1999.
16. T. J. Maloney and N. Khurana, "Transmission line pulsing techniques for circuit modeling of ESD phenomena," in Proc. EOS/ESD Symp., 1985, pp. 49-54.
17. J. Earth, J. Richner, K. Verhaege, and L. G. Henry, "TLP calibration, correlation, standards, and new techniques," in Proc. EOS/ESD Symp., 2000, pp. 85-96.