Beyond Moore's law: The interconnect era

Computing in Science and Engineering

Volumn 5, Issue 1, 2003, Pages 20-24

  Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

BANDWIDTH; COMMUNICATION CHANNELS (INFORMATION THEORY); COMPUTER AIDED DESIGN; INTERCONNECTION NETWORKS; SUPERCONDUCTIVITY; TRANSISTORS;

INTERCONNECT TECHNOLOGY;

NANOTECHNOLOGY;

EID: 0037233361     PISSN: 15219615     EISSN: None     Source Type: Journal    
DOI: 10.1109/MCISE.2003.1166548     Document Type: Review

References (16)

1. G.E. Moore, "Progress in Digital Integrated Electronics," IEEE Int'l Electron Device Meeting Tech. Digest, IEEE Press, 1975, pp. 11-13.
2. J.D. Meindl, "Theoretical, Practical and Analogical Limits in ULSI," IEEE Int'l Electron Device Meeting Tech. Digest, IEEE Press, 1983, pp. 8-13.
3. International Technology Roadmap for Semiconductors, Executive Summary, ITRS, 1999, p. 25.
4. J.D. Meindl, "Low Power Microelectronics: Retrospect and Prospect," Proc. IEEE, vol. 83, no. 4, 1995, pp. 619-635.
5. International Technology Roadmap for Semiconductors, Executive Summary, ITRS, 2001, p. 38.
6. J.D. Meindl and J.A. Davis, "The Fundamental Limit on Binary Switching Energy for Terascale Integration," IEEE J. Solid State Circuits, vol. 35, no. 10, 2000, pp. 1515-1516.
7. D.J. Frank et al., "Device Scaling Limits of Si MOSFETs and Their Application Dependencies," Proc. IEEE, vol. 89, no. 3, 2001, pp. 259-288.
8. Q. Chen et al., "A Comprehensive Analytical Subthreshold Swing (S) Model for Double Gate MOSFETs," IEEE Trans. Electronic Devices, vol. 49, no. 6, 2002, pp. 1086-1090.
9. J.D. Meindl et al., "Interconnect Opportunities for Gigascale Integration," IBM J. Res. & Dev., vol. 46, nos. 2-3, 2002, pp. 245-262.
10. A. Naeemi and J.D. Meindl, "Optimal Global Interconnecting Devices for GSI," IEEE Int'l Electron Device Meeting Tech. Digest, IEEE Press, 2002.
11. J.D. Meindl, "The Evolution of Monolithic and Polylithic Interconnect Technology," Digest of Papers of Symposium on VLSI Circuits, June 2002, pp. 2-5.
12. M. Igarashi et al., "A Diagonal-Interconnect Architecture and Its Application to RISC Core Design," Digest of Papers of IEEE Int'l Solid-State Circuits Conf., IEEE Press, 2002, pp. 210-211.
13. A. Naeemi et al., "Sea of Leads: A Disruptive Paradigm for a System-on-a-Chip," Digest of Papers of IEEE Int'l Solid-State Circuits Conf., IEEE Press, 2001, pp. 280-281.
14. M. Bakir et al., "Sea of Leads Ultra-High Density Compliant Wafer Level Packaging Technology," Proc. IEEE Electronic Components and Technical Conf., IEEE Press, 2002, pp. 1087-1094.
15. D. Miller, "Rationale and Challenges for Optical Interconnects to Electronic Chips," Proc. IEEE, vol. 88, no. 6, 2000, pp. 728-749.
16. E.A. Fitzgerald and L.C. Kimerling, "Silicon-Based Microphotonics and Integrated Optoelectronics," MRS Bulletin 234, Apr. 1998.