The evolution of monolithic and polylithic interconnect technology

IEEE Symposium on VLSI Circuits, Digest of Technical Papers

Volumn , Issue CIRCUITS SYMP., 2002, Pages 2-5

  Meindl, James D ^a  

^a GEORGIA INSTITUTE OF TECHNOLOGY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUIT MANUFACTURE; INTERCONNECTION NETWORKS; MATHEMATICAL MODELS; MONOLITHIC INTEGRATED CIRCUITS; PERFORMANCE; PRINTED CIRCUIT BOARDS; TECHNOLOGICAL FORECASTING; TRANSISTORS;

GIGASCALE INTEGRATION; MONOLITHIC INTERCONNECT TECHNOLOGY; POLYLITHIC INTERCONNECT TECHNOLOGY;

VLSI CIRCUITS;

EID: 0242443414     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: None     Document Type: Conference Paper

References (22)

1. R. H. Dennard, et al, "Design of ion implanted MOSFET's with very small dimensions," IEEE JSSC, vol. SC-9, pp. 256-268, Oct. 1974.
2. J. D. Meindl, "Theoretical, Practical and Analogical Limits on ULSI," IEEE IEDM Technical Digest, pp. 8-13, Dec. 1983.
3. H. B. Bakoglu & J. D. Meindl, "Optimal interconnect circuits for VLSI," IEEE TED, vol. ED-32, pp. 903-909, May 1985.
4. J. D. Meindl, "Low Power Microelectronics: Retrospect and Prospect," Proceedings of the IEEE, vol. 83, no. 4, pp. 619-635.
5. J. D. Meindl, et al, "Interconnecting device opportunities for gigascale integration," IEEE IEDM Technical Digest, pp. 525-528, Dec. 2001.
6. 2001 International Technology Roadmap for Semiconductors.
7. A. Naeemi, et al, "Sea of Leads: a disruptive paradigm for a system-on-a-chip (SoC)," IEEE ISSCC, pp. 280-281, San Francisco, Feb. 2001.
8. T. Y. Chang, et al, "Thermal analysis of heterogeneous 3-D ICs with various integration scenarios," IEEE IEDM Tech. Digest, pp. 681-684, Dec. 2001.
9. J. A. Davis, and J. D. Meindl, "Compact Distributed RLC Interconnect Models Part I: Single Line Transient, Time Delay, and Overshoot Expressions," IEEE Trans. on ED, vol. 45, no. 3, pp. 580-589, November 2000.
10. J. Davis, and J. D. Meindl, "Compact Distributed RLC Interconnect Models Part II: Coupled Transient Expressions and Peak Crosstalk in Multilevel Networks," IEEE Trans. on ED, vol. 45, no. 3, pp. 590-597, November 2000.
11. J. A. Davis, V. K. De, and J. D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI) - Part I: Derivation and Validation," IEEE Transactions On Electron Devices, vol. 45, no. 3, pp.580-9, March 1998.
12. J. A. Davis, V. K. De, and J. D. Meindl, "A Stochastic Wire-Length Distribution for Gigascale Integration (GSI) - Part II: Applications to Clock Frequency, Power Dissipation, and Chip Size Estimation," IEEE Transactions On Electron Devices, vol. 45, no. 3, pp.590-7, March 1998.
13. R. Venkatesan, et al, "Optimal n-tier multilevel interconnect architectures for gigascale integration," IEEE TVLSI, vol. 9, no. 6, pp. 899-912, Dec. 2001.
14. P. Zarkesh-Ha, J. A. Davis, and J. D. Meindl, "Prediction of Net-Length Distribution for Global Interconnects in a Heterogeneous System-on-a-Chip," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, pp. 649-659, December 2000.
15. J. A. Davis et al, "Interconnect Limits on Gigascale Integration (GSI) in the 21st Century," Proc. IEEE, Vol. 89, No. 3, pp.305-324, March 2001.
16. J. Joyner, et al, "A three-dimensional stochastic wire length distribution for variable separation of strata," IEEE IITC, pp. 132-134, San Francisco, June 2000.
17. J. Joyner and J. D. Meindl, "Opportunities for Reduced Power Dissipation Using Three-Dimensional Integration," submitted to IITC 2002.
18. D.A.B. Miller, "Rationale and Challenges for Optical Interconnects to Electronic Chips," Proc. IEEE, Vol. 88, No. 6, pp. 728-749, June 2000.
19. L. Giovane, et al, "Materials for monolithic silicon microphotonics," Proc. Materials & Devices for Silicon-Based Optoelectronics Symposium. pp. 45-56, Warrendale, PA, 1998.
20. E.A. Fitzgerald & L.C. Kimerling, "Silicon-based microphotonics and integrated optoelectronics," MRS Bulletin, 23, 4, April 1998.
21. L.C. Kimerling, "Silicon microphotonics," Appl. Surf. Sci., vol. 159-160, pp. 8-13, June 2000.
22. A.V. Mule, et al, "Input Coupling and Guided-wave Distribution Schemes for Board-level Intra-chip Guided-Wave Optical Clock Distribution Network using Volume Grating Coupler Technology", IITC, Session 6, San Francisco, CA, June 4-6, 2001.