Minimizing memory access energy in embedded systems by selective instruction compression

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 10, Issue 5, 2002, Pages 521-531

  Benini, Luca ^a   Macii, Alberto ^b   Macii, Enrico ^b   Poncino, Massimo ^b  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

Low power design; Low power dissipation; Memory optimization

Indexed keywords

BANDWIDTH; CODES (SYMBOLS); DATA COMPRESSION; DATA STORAGE EQUIPMENT; FIRMWARE; INTERFACES (COMPUTER); INTERNET; OPTIMIZATION; PROGRAM PROCESSORS;

FIRMWARE CODE; INSTRUCTION DECOMPRESSION; LOW POWER DESIGN; LOW POWER DISSIPATION; MEMORY OPTIMIZATION; MEMORY PROCESSOR INTERFACE; PROCESSOR ARCHITECTURE;

EMBEDDED SYSTEMS;

EID: 0036818390     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/TVLSI.2002.801615     Document Type: Article

References (24)

1. E. Macii, M. Pedram, and F. Somenzi, "High-level power modeling, estimation, and optimization," IEEE Trans. Computer-Aided Design, vol. 17, pp. 1061-1079, Nov. 1998.
2. C. L. Su, C. Y. Tsui, and A. M. Despain, "Saving power in the control path of embedded processors," IEEE Design Test Comput., vol. 11, no. 4, pp. 24-30, 1994.
3. M. R. Stan and W. P. Burleson, "Bus-invert coding for low-power I/O," IEEE Trans. VLSI Syst., vol. 3, pp. 49-58, Jan. 1995.
4. L. Benini, G. De Micheli, E. Macii, D. Sciuto, and C. Silvano, "Asymptotic zero-transition activity encoding for address buses in low-power microprocessor-based systems," in IEEE/ACM Great Lakes Symposium on VLSI, Urbana-Champaign, IL, Mar. 1997, pp. 70-75.
5. L. Benini ,G. De Micheli, E. Macii, M. Poncino, and S. Quer, "Reducing power consumption of core-based systems by address bus encoding," IEEE Trans. VLSI Syst., vol. 6, pp. 554-562, Dec. 1998.
6. E. Musoll, T. Lang, and J. Cortadella, "Working-zone encoding for reducing the energy in microprocessor address buses," IEEE Trans. VLSI Syst., vol. 6, pp. 568-572, Dec. 1998.
7. L. Benini, A. Macii, E. Macii, M Poncino, and R. Scarsi, "Architectures and synthesis algorithms for power-efficient bus interfaces," IEEE Trans. Computer-Aided Design, vol. 19, pp. 969-980, Sept. 1999.
8. S. Wuytack, F. Catthoor, L. Nachtergaele, and H. De Man, "Global communication and memory optimizing transformations for low power design," in ACM/IEEE Int. Workshop Low-Power Design, Napa Valley, CA, Apr. 1994, pp. 203-208.
9. P. R. Panda and N. D. Dutt, "Reducing address bus transitions for low power memory mapping," in IEEE Eur. Design Test Conf., Paris, France, Mar. 1996, pp. 63-67.
10. ____, "Low power mapping of behavioral array to multiple memories," in ACM/IEEE Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug. 1996, pp. 289-292.
11. J. P. Diguet, S. Wuytack, F. Catthoor, and H. De Man, "Formalized methodology for data reuse exploration in hierarchical memory mappings," IEEE Trans. VLSI Syst., vol. 6, pp. 529-537, Dec. 1998.
12. S. Segar, K. Clarke, and L. Goudge, "Embedded control problems, thumb and the ARM7TDMI," IEEE Micro, vol. 15, no. 5, pp. 22-30, Oct. 1995.
13. Y. Yoshida, B.-Y. Song, H. Okuhata, T. Onoye, and I. Shirakawa, "An object code compression approach to embedded processors," in ACM/IEEE Int. Symp. Low Power Electronics and Design, Monterey, CA, Aug. 1997, pp. 265-268.
14. S. Y. Liao, S. Devadas, and K. Keutzer, "Code density optimization for embedded DSP processors using data compression techniques," IEEE Trans. Computer-Aided Design, vol. 17, pp. 601-608, July 1998.
15. H. Lekatsas and W. Wolf, "Code compression for embedded systems," in ACM/IEEE Design Automation Conf., San Francisco, CA, June 1998, pp. 23-28.
16. M. Schlett, "Trends in embedded microprocessor design," IEEE Computer, vol. 31, no. 8, pp. 44-49, Aug. 1998.
17. L. Benini, A. Macii, E. Macii, and M. Poncino, "Region compression: A new scheme for memory energy minimization in embedded systems," in Euromicro Workshop Digital System Design: Architectures, Methods and Tools, Milan, Italy, Sept. 1999, pp. 311-317.
18. J. L. Hennessy and D. A. Patterson, Computer Architecture-A Quantitative Approach, II ed. San Mateo, CA: Morgan Kaufmann, 1996.
19. M. Gumm, VHDL-Modeling and Synthesis of the DLX RISC Processor. Stuttgart, Germany: Dept. of Integrated Systems Engineering Univ. of Stuttgart, 1995.
20. J. Davis II, M. Goel, C. Hylands, B. Kienhuis, E. A. Lee, J. Liu, X. Liu, L. Muliadi, S. Neuendorffer, J. Reekie, N. Smyth, J. Tsay, and Y. Xiong, "Overview of the Ptolemy project," Dept. of Electrical Engineering and Computer Science, Univ. of California, Berkeley, UCB/ERL M99/37, 1999.
21. C. Passerone, L. Lavagno, C. Sansoé, M. Chiodo, and A. Sangiovanni, "Trade-off evaluation in embedded system design via co-simulation," in IEEE Asia South Pacific Design Automation Conf., Chiba, Japan, Jan. 1997, pp. 291-297.
22. D. Pan, "A tutorial on MPEG/audio compression," IEEE Multimedia, vol. 2, no. 2, pp. 60-74, 1995.
23. L. Benini, A. Macii, and E. Macii, "Exact and heuristic algorithms for low-energy code compression in performance and memory constrained embedded systems," in IEEE Midwest Symp. Circuits and Systems, Dayton, OH, Aug. 2001, pp. 552-555.
24. ____, "Static footprint control in code compression for low-energy embedded systems," in Int. Workshop Power and Timing Modeling, Optimization and Simulation, Yverdon, Switzerland, Sept. 2001, pp. 3.4.1-3.4.10.