Region compression: A new scheme for memory energy minimization in embedded systems

Conference Proceedings of the EUROMICRO

Volumn 1, Issue , 1999, Pages 311-317

  Benini, Luca ^a   Macii, Alberto ^b   Macii, Enrico ^b   Poncino, Massimo ^a  

^a UNIVERSITY OF BOLOGNA   (Italy)

^b POLITECNICO DI TORINO   (Italy)

Author keywords

[No Author keywords available]

Indexed keywords

CODE COMPRESSION; HARDWARE COMPLEXITY; INSTRUCTION MEMORY; MEMORY ACCESS; MEMORY ENERGIES; SHORT CODES;

HARDWARE; INFORMATION SCIENCE;

EMBEDDED SYSTEMS;

EID: 50049113598     PISSN: 10896503     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/EURMIC.1999.794486     Document Type: Conference Paper

References (16)

1. E. Macii, M. Pedram, F. Somenzi, "High-Level Power Modeling, Estimation, and Optimization," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, Vol. 17, No. 11, November 1998.
2. C. L. Su, C. Y. Tsui, A. M. Despain, "Saving Power in the Control Path of Embedded Processors," IEEE Design and Test of Computers, Vol. 11, No. 4, pp. 24-30, Winter 1994.
3. M. R. Stan, W. P. Burleson, "Bus-Invert Coding for Low-Power I/O," IEEE Transactions on VLSI Sys-tems, Vol. 3, No. 1, pp. 49-58, January 1995.
4. L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Sil-vano, "Asymptotic Zero-Transition Activity Encod-ing for Address Busses in Low-Power Microprocessor-Based Systems," GLS-VLSI-97: IEEE/ACM Great Lakes Symposium on VLSI, pp. 77-82, March 1997.
5. L. Benini, G. De Micheli, E. Macii, D. Sciuto, C. Sil-vano, "Address Bus Encoding Techniques for System-Level Power Optimization", DATE-98: IEEE Design Automation and Test in Europe, pp. 861-866, Febru-ary 1998.
6. L. Benini, G. De Micheli, E. Macii, M. Poncino, S. Quer, "Reducing Power Consumption of Core-Based Systems By Address Bus Encoding", IEEE Transac-tions on VLSI Systems, Vol. 6, No. 4, pp. 554-562, December 1998.
7. E. Musoll, T. Lang, J. Cortadella, "Working-Zone Encoding for Reducing the Energy in Microproces-sor Address Buses," IEEE Transactions on VLSI Sys-tems, Vol. 6, No. 4, pp. 568-572, December 1998.
8. L. Benini, A. Macii, E. Macii, M. Poncino, R. Scarsi, "Synthesis of Low-Overhead Interfaces for Power-Ecient Communication over Wide Buses", DAC-36: ACM/IEEE Design Automation Confer-ence, June 1999, pp. 128-133.
9. S. Wuytack, F. Catthoor, L. Nachtergaele, H. De Man, "Global Communication and Memory Op-timizing Transformations for Low Power Design," IWLPD-94: ACM/IEEE International Workshop on Low Power Design, pp. 203-208, April 1994.
10. P. R. Panda, N. D. Dutt, "Reducing Address Bus Transitions for Low Power Memory Mapping," EDTC-96: IEEE European Design and Test Confer-ence, pp. 63-67, March 1996.
11. P. R. Panda, N. D. Dutt, "Low Power Map-ping of Behavioral Array to Multiple Memories," ISLPED-96: ACM/IEEE International Symposium on Low Power Electronics and Design, pp. 289-292, August 1996.
12. S. Wuytack, F. Catthoor, L. Nachtergaele, H. De Man, "Power Exploration for Data Dominated Video Applications," ISLPED-96: ACM/IEEE Inter-national Symposium on Low Power Electronics and Design, pp. 359-364, August 1996.
13. J. P. Diguet, S. Wuytack, F. Catthoor, H. De Man, "Formalized Methodology for Data Reuse Ex-ploration in Hierarchical Memory Mappings," IEEE Transactions on Very Large Scale Integration (VLSI) Systems, Vol. 6, No. 4, pp. 529-537, December 1998.
14. S. Segars, K. Clarke, L. Goudge, "Embedded Con-trol Problems, Thumb and the ARM7TDMI," IEEE Micro, Vol. 15, No. 5, pp. 22-30, October 1995.
15. Y. Yoshida, B.-Y. Song, H. Okuhata, T. Onoye, I. Shirakawa, "An Object Code Compression Approach to Embedded Processors," ISLPED-98: ACM/IEEE International Symposium on Low Power Electronics and Design, pp. 265-268, August 1997.
16. L. Benini, A. Macii, E. Macii, M. Poncino, "Se-lective Instruction Compression for Memory En-ergy Reduction in Embedded Systems", ISLPED-99: ACM/IEEE 1999 International Symposium on Low Power Electronics and Design, August 1999.