Review of the research on realization of analog neural cells

Guti Dianzixue Yanjiu Yu Jinzhan/Research & Progress of Solid State Electronics

Volumn 22, Issue 3, 2002, Pages 268-279

  Zhou, Weixiong ^a   Jin, Dongming ^a   Li, Zhijian ^a  

^a TSINGHUA UNIVERSITY   (China)

Author keywords

Analog circuit; Neural networks; Neuron; Synapse; VLSI; Weight storage

Indexed keywords

ANALOG STORAGE; NETWORKS (CIRCUITS); VLSI CIRCUITS;

ANALOG CIRCUIT; NEURON; SYNAPSE CIRCUIT; WEIGHT STORAGE CIRCUIT;

NEURAL NETWORKS;

EID: 0036704062     PISSN: 10003819     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (46)

1. Mustafa A, Mahmut T. Design and simulation of OTA-based neuron model for artificial neural networks [A]. Proceedings of the International Conference on Biomedical Engineering Days [C], 1998; 20: 51-53.
2. Khalid, Al-Ruwaihi M. Current-mode programmable synapse circuits for analogue ULSI neural networks [J]. Int. Joint Electronics, 1999; 86(2): 189-205.
3. Faknraie, Sied Mehdi. VLSI Compatible Implementations for artificial Neural Networks [M], Boston: Kluwer Academic Publishers, 1997.
4. Draghici Sorin. Neural Networks in Analog Hardware Design and Implementation Issues [R], 48202, Detroit, MI, USA, Wayne State University, 2000.
5. Mead C. Analog VLSI and Neural Systems [M], Mass: Addison-Wesley, 1989.
6. Clifford Lau edited. Neural Networks: Theoretical Foundation and Analysis [J], IEEE PRESS, A Selected Ppeprint Volume, Neural Networks Council, Sponsor, 1992.
7. Choi J, Sheu B J. Neural Information Processing and VLS [M], Boston Kluwer Academic Publishers, 1995.
8. Dundar G, Rose K. The effects of quantization on multilayer neural networks [J]. IEEE Transactions on Neural Networks, 1995; 6(6): 1446-1451.
9. Foruzandeh B, Quigley S F. Analogue multilayer perceptron circuit with on-chip training [J]. Proceedings of IEEE International Symposium on Circuits and Systems, 1999; 5: 395-398.
10. Cark Lindsey S, Lindblad Thomas. Review of hardware neural networks: a user's perspective [A]. Proceedings of the Neural Networks [C], From Biology to High Energy Physics, International Journal of Neural System, Supp 1995; 6: 215-224.
11. Moritoshi Y, Ippei H. SOM (Self-Organizing Map) implemented by wafer scale integration-its self-organizing behavior under defects [A]. Proceedings of the Annual IEEE International Conference on Innovative Systems in Silicon [C], Univ. of Tsukuba 1996: 323-329.
12. Moritoshi Y, Ippei H, Keiji M, et al. Fault-tolerant self-organizing map implemented by wafer-scale integration [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1998: 257-264.
13. Joogho Choi, Bing J Sheu, Josephine. A gaussian synapse circuit for analog VLSI neural networks [J]. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 1994; 2(1): 129-133.
14. Vittoz E, Oguey H, Maher M A, et al. Analogy storage of adjustable aynaptic weights [A]. Neural Networks [C], Davalo, Eric. London: Macmillan, 1991.
15. Hafliger H, Rasche C. Floating gate analog memory for parameter and variable ltorage in a learning silicon neuron [J]. Proceedings of the 1999 IEEE International Symposium on Circuits and Systems, 1999; 2: 416-419.
16. Tsividis Y P, Anastassiou D. Switched-capacitor neural networks [J]. Electronic Letters, 1987; 23(18): 958-959.
17. Murray A F, Brownlow M, Hamilton A. Pulse-firing neural chips for hundreds of neurons [A]. Neural Information Proceedings Systems Conference [C], 1990: 785-792.
18. Shah P. A short term analogue memory [A]. Proceedings of 18th European Solid State Circuits Conference [C], 1992: 127-130.
19. Horio Y, Nakamura S. Analog memories for VLSI neurocomputing [A]. Artificial Neural Networks [C], New York: IEEE Press, 1992: 244-363.
20. Woodburn R, Reekie H M, Murray A F. Pulsed-stream circuits for on-chip learning in analogue VLSI neural networks [J]. Proceedings of IEEE International Symposium on Circuits and Systems, 1994; 4: 103-106.
21. Sage Jay P, Withers Richard S. MNOS/CCD circuits for neural network implementation [J]. Proceedings IEEE International Symposium on Circuits and Systems, 1989; 2: 1207-1209.
22. Holmes A J, Churche S, Hajto J, et al. Design of analogue synapse circuits using non-volatile a-Si:H memory devices [J]. Proceedings of IEEE International Symposium on Circuits and Systems, 1994; 6: 351-354.
23. Lehmann T. Hardware Learning in Analogue VLSI Neural Networks [D], Technical University of Denmark, 1994.
24. Rodriguez E., Quintana J M, Avedillo M J, et al. Sorting networks implemented as vMOS circuits. Electronics Letters, 1998; 34(23): 2237-2238.
25. Hollis P W, Paulos J J. A neural network training algorithm tailored for VLSI implementation [J]. IEEE Transactions on Neural Networks, 1994; 5(5): 784-791.
26. Sakurai S, Ismail M. High frequency wide range CMOS analogue multiplier. Electronic Letters, 1992; 28(24): 2228-2229.
27. Murray A F, Tarassenko L. Analog Neural VLSI, A Pluse Stream Approach [M], London: Chapman and Hall, 1994.
28. Lau K T, Lee S T, Ong V K S. Four-quadrant analogue CMOS multiplier cell for VLSI signal and information processing [J]. IEEE Proceedings: Circuits, Devices and Systems, 1998; 145(2): 132-134.
29. Coue D, Wilson G. A four-quadrant subthreshold mode multiplier for analog neural network applications [J]. IEEE Transactions on Neural Network, 1996; 7(5): 1212-1219.
30. Seng Y K, Rofail S S. Design and analysis of a +/-1 V CMOS four-quadrant analogue multiplier [J]. IEEE Proceedings: Circuits, Devices and Systems, 1998; 145(3): 148-161.
31. Lee S T, Lau K T. Low power building block for artificial neural networks. Electronics Letters, 1995;31(19): 1618-1619.
32. Mak Holler, Simon Tam, Hernan, et al. Electrically trainable artificial neural network (ETANN) with 10240 floating gate synapses [R]. IJCNN International Joint Conference on Neural Networks, Intel Corp, Santa Clara, CA, USA, 1989.
33. Satyanarayana S, Yannis P Tsividis, Hans Peter Graf. A reconfigurable VLSI neural network [J]. IEEE Journal of Solid-State Circuits, 1992; 27(1): 67-81.
34. Annema A J. Feed-Forward Neural Networks, Vector Decomposition Analysis, Modelling and Analog and Implementation [M], Boston: Kluwer Academic Publishers, 1995.
35. Montalvo A J, Gyurcsik R S, Paulo J J. Toward a general-purpose analog VLSI neural network with on-chip peturbation [J]. IEEE Transactions on Neural Networks, 1997; 8(2): 413-423.
36. Amin H, Curtis K M., Hayer-Gill B R. Piecewise linear approximation applied to nonlinear function of a neural network [J], IEEE Proceedings: Circuits, Devices and Systems, 1997; 144(6): 313-317.
37. Annema A J. Hardware realization of a neuron transfer function and its derivative [J]. Electronics Letters, 1994; 30(7): 576-577.
38. Bogason G. Generation of a neuron transfer function and its derivatives [J]. Electronics Letters, 1993; 29(8): 1286-1287.
39. Chun Lu, Bing-Xue Shi, Lu Chen. Circuit design of on chip BP Learning neural network with programmable neuron characteristics [J]. Chinese Journal of Semiconductors, 2000; 21(12): 1164-1169.