Current-mode programmable synapse circuits for analogue ULSI neural networks

International Journal of Electronics

Volumn 86, Issue 2, 1999, Pages 189-205

  Al Ruwaihi, Khalid M ^a  

^a UNIVERSITY OF BAHRAIN   (Bahrain)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; INTEGRATED CIRCUIT LAYOUT; MOSFET DEVICES; ULSI CIRCUITS;

CURRENT MODE PROGRAMMABLE SYNAPSE CIRCUITS;

NEURAL NETWORKS;

EID: 0033079718     PISSN: 00207217     EISSN: 13623060     Source Type: Journal    
DOI: 10.1080/002072199133571     Document Type: Article

References (27)

1. Al-Ruwaihi, K. M., and Noras, J. M., 1994, A novel linear resistor utilizing MOS transistors with identical sizes and one controlling voltage. International Journal of Electronics, 76, 1083-1098.
2. Al-Ruwaihi, K. M., and Noras, J. M., 1995, Programmable CMOS current comparator circuit for analogue VLSI neural networks utilizing identical small-dimension MOS transistors. International Journal of Electronics, 78, 347-358.
3. Allen, P. E., and Holberg, D. R., 1987, CMOS Analog Circuit Design (Florida: Saunders College Publisher).
4. Andreou, A. G., Boahen, K. A., Pouliquen, P. O., Pavasovic, A., Jenkins, R. E., and Strohbehn, K., 1991, Current-mode subthreshold MOS circuits for analog VLSI neural systems. IEEE Transactions on Neural Networks, 2, 205-213.
5. Borgstrom, T H., Ismail, M., and Bibyk, S. B., 1990, Programmable current-mode neural network for implementation in analogue MOS VLSI. IEE Proceedings—G, 137, 175-184.
6. Fair, R. B., 1990, Challenges to manufacturing submicron, ultra-large scale integrated circuits. Proceedings of the IEEE, 78, 1687-1705.
7. Foo, S. Y., Anderson, L. R., and Takefuji, Y., 1990, Analog components for the VLSI of neural networks, IEEE Circuits and Devices Magazine, July, 18-26.
8. Geiger, R. L., Allen, P. E., and Strader, N. R., 1990, VLSI Design Techniques for Analog and Digital Circuits (New York: McGraw-Hill).
9. Gowda, S. M., Sheu, B. J., Choi, J., Hwang, C., and Cable, J. S., 1993, Design and characterization of analog VLSI neural network modules. IEEE Journal of Solid-State Circuits, 28, 302-313.
10. Holler, M., Tam, S., Castro, H., and Benson, R., 1989, An electrically trainable neural network chip (ETANN) with 10240 ‘floating gate’ synapses, Washington, DC. In Proceedings of International Joint Conference on Neural Networks, pp. 2.191-2.196.
11. Hollis, P.W., and Paulos, J. J., 1990, Artificial neural networks using MOS analog multipliers, IEEE Journal of Solid-State Circuits, 25, 849-855.
12. Ismail, M., and Fiez, T, 1994, Analog VLSI Signal and Information Processing (New York: McGraw-Hill).
13. Lansner, J. A., and LehMAnn, T, 1993, An analog CMOS chip set for neural networks with arbitrary topologies. IEEE Transactions on Neural Networks, 4, 441-444.
14. Lee, B., and Sheu, B., 1992, General-purpose neural chips with electrically programmable synapses and gain-adjustable neurons. IEEE Journal of Solid-State Circuits, 27, 1299-1303.
15. Maher, M. C., Deweerth, S. P., Mahowald, M. A., and Mead, C. A., 1989, Implementing neural architectures using analog VLSI circuits, IEEE Transactions on Circuits and Systems, 36, 643-652.
16. Masaki, A., 1992, Deep-submicron CMOS warms up to high-speed logic, Circuits and Devices Magazine, November, 18-24.
17. Nagata, M., 1992, Limitations, innovations, and challenges of circuits and devices into a half micrometer and beyond. IEEE Journal of Solid-State Circuits, 27, 465-472.
18. Palmisano, G., and Palumbo, G., 1996, High performance CMOS current comparator design. IEEE Transactions on Circuits and Systems—II: Analog and Digital Signal Processing, 43, 785-790.
19. Quarls, T, Newton, A. R., Pederson, D. O., and Sangiovanni-Vincentelli A., 1993, SPICE3 Version 3f3 User’s Manual. (Berkeley, CA: Department of EECS, University of California).
20. Saxena, N., and Clark, J., 1994, A Four-quadrant CMOS analog multiplier for analog neural networks. IEEE Journal of Solid-State Circuits, 29, 746-749.
21. Sheu, B. J., Scharfetter, D. J., Ko, P. K., and Jeng, M. C., 1987, BSIM: Berkeley short-channel IGFET model for MOS transistors. IEEE Journal of Solid-State Circuits, SC-22, 558-566.
22. Shibata, T, Kosaka, H., Ishii, H., and Ohmi, T, 1995, A neuron-MOS neural network using self-learning-compatible synapse circuits. IEEE Journal of Solid-State Circuits, 30, 913-922.
23. Sivilotti, M. A., Emerling, M. R., and Mead, C. A., 1986, VLSI architectures for implementation of neural networks. In J. Denker (Ed.), AIP Conference Proceedings 151, Neural Networks for Computing, Snowbird, Utah, pp. 408-413.
24. Song, L., Elmasry, M. I., and VAnnelli, A., 1993, Analog neural network building blocks based on current mode subthreshold operation, Chicago, USA. In IEEE International Symposium on Circuits and Systems, pp. 2462-2465.
25. Tomazou, C., Lidgey, F. J., and Haigh, D. G. (Eds), 1990, Analogue IC Design: The CurrentMode Approach (UK: IEE).
26. Tsividis, Y, and Satyanaryana, S., 1987, Analogue circuits for variable-synapse electronic neural networks. Electronics Letters, 23, 1313-1314.
27. Yang, E. S., 1988, Microelectronic Devices (New York: McGraw-Hill).