Efficient algorithms for approximate time separation of events

Sadhana - Academy Proceedings in Engineering Sciences

Volumn 27, Issue PART 2, 2002, Pages 129-162

  Chakraborty, Supratik ^a   Dill, David L ^b   Yun, Klnnlth Y ^c  

^a INDIAN INSTITUTE OF TECHNOLOGY BOMBAY   (India)

^b Stanford University   (United States)

^c UNIVERSITY OF CALIFORNIA   (United States)

Author keywords

Approximate algorithms; Asynchronous systems; Bounded delay timing analysis; Convex approximation; Time separation of events; Timing analysis and verification

Indexed keywords

ALGORITHMS; BENCHMARKING; COMPUTER SIMULATION; CONSTRAINT THEORY; POLYNOMIAL APPROXIMATION; THEOREM PROVING;

ASYNCHRONOUS SYSTEMS;

CONCURRENT ENGINEERING;

EID: 0036544624     PISSN: 02562499     EISSN: None     Source Type: Journal    
DOI: 10.1007/BF02717181     Document Type: Article

References (45)

1. Alur R, Henzinger T A 1992 Logics and models of real-time: A survey. In Real time: Theory in practice. Lecture Notes in Computer Science #600 (eds) J W de Bakker, K Huizing, W P de Roever, G Rosenberg (Berlin: Springer-Verlag) pp. 74-106
2. Amon T 1993 Specification, simulation and verification of timing behavior. Ph D thesis, University of Washington, Seattle, WA
3. Amon T, Borriello G 1992 An approach to symbolic timing verification. In Proceedings of the ACM/IEEE Design Automation Conference (Los Alamitos, CA: IEEE Comput. Soc. Press) pp. 410-413
4. Amon T, Hulgaard H 1999 Symbolic time separation of events. In Proceedings of International Symposium on Advanced Re search in Asynchronous Circuits and Systems (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 83-93
5. Amon T, Hulgaard H, Borriello G, Burns S 1992 Timing analysis of concurrent systems. Tech. Rep. UW-CS-TR-92-11-01, University of Washington, Seattle, WA
6. Amon T, Borriello G, Hu D, Liu J 1997 Symbolic timing verification of timing diagrams using Presburger formulas. In Proceedings of the ACM/IEEE Design Automation Conference (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 226-231
7. Berks R, Ebergen J 1997 Response time properties of linear pipelines with varying cell delays. In Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 179-188
8. Borriello G 1998 A new interface specification methodology and its application to transducer synthesis. Ph.D thesis, University of California at Berkeley, CA
9. Brzozowski J A, Gahlinger T, Mavaddat F 1991 Consistency and satisfiability of waveform timing specifications. Networks 21: 91-107
10. Burks T M, Sakallah K A 1993 Min-max linear programming and the timing analysis of digital circuits. In Proceedings of the International Conference on Computer-Aided Design (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 152-155
11. Burns S M 1991 Performance analysis and optimization of asynchronous circuits. Ph D thesis, California Institute of Technology, Pasadena, CA
12. Chakraborty S 1998 Polynomial-time techniques for approximate timing analysis of asynchronous systems, Ph D thesis, Stanford University, CA
13. Chakraborty S, Dill D L 1997 Approximate algorithms for time separations of events. In Proceeding of the IEEE/ACM Internation Conference on Computer-Aided Design (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 190-194
14. Chakraborty S, Dill D L, Yun K Y, Chang K-Y 1997 Timing analysis for extended burst-mode circuits. In Proceedings of the Third International Symposium on Advanced Research in Asynchronous Circuits and Systems (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 101-111
15. Chakraborty S, Yun K Y, Dill D L 1998 Practical timing analysis of asynchronous circuits using time separations of events. In Proceedings of the IEEE Custom Integrated Circuits Conference (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 455-458
16. Chakraborty S, Yun K Y, Dill D E 1999 Timing analysis of asynchronous systems using time separation of events. IEEE Trans. Comput. Aided Design 18: 1061-1076
17. Chou P, Borriello G 1995 Interval scheduling: Fine-grained code scheduling for embedded systems. In Proceeding of the ACM/IEEE Design Automation Conference (Los Alamitos, CA: IEEE Comput. Soc. Press) pp. 462-467
18. Ebergen J, Berks R 1997 Response time properties of some asynchronous circuits. In Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 76-86
19. Gahlinger T 1990 Coherence and satisfiability of waveform timing specifications. Ph D thesis, University of Waterloo, Waterloo, Ontario
20. Girodias P, Cerny E, Older W J 1997 Solving linear, min and max constraint systems using CLP based on relational arithmetic. Theor. Comput. Sci. 173: 253-281
21. Gunawardena J 1994 Timing analysis of digital circuits and the theory of min-max functions. Tech. Rep. HPL-94-39, Hewlett-Packard Laboratory, Palo Alto, CA
22. Hulgaard H 1995 Timing analysis and verification of timed asynchronous circuits. Ph D thesis, University of Washington, Seattle, WA
23. Hulgaard H, Burns S M 1994 Bounded delay timing analysis of a class of CSP programs with choice. In Proceedings of the 1st International Symposium of Advanced Research in Asynchronous Circuits and Systems (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 2-11
24. Hulgaard H, Burns S M, Amon T, Borriello G 1994 An algorithm for exact bounds on time separation of events in concurrent systems. Tech. Report, No. UW-CSE-94-02-02, Dept. of Computer Sci. Eng., Univ. of Washington, Seattle, WA
25. Hulgaard H, Burns S M, Amon T, Bordello G 1995 An algorithm for exact bounds on time separation of events in concurrent systems. IEEE Trans. Comput. 44: 1306-1317
26. Kudva P, Gopalakrishnan G, Brunvand E 1994 Performance analysis and optimization for asynchronous circuits. In Proceedings of the IEEE International Conference on Computer Design: VLSI in Computers and Processors, Oct. 1994, pp 221-225
27. Lavagno L, Sangiovanni-Vincentelli A L 1994 Linear programming for optimum hazard elimination in asynchronous circuits. J. VLSI Signal Process. 7: 137-60
28. Lee T K 1995 A general approach to performance analysis and optimization of asynchronous circuits. Ph D thesis, California Institute of Technology, Pasadena, CA
29. Mavaddat F, Gahlinger T 1998 On deducing timing constraints in the verification of interfaces. Formal Methods Syst. Design 12: 223-239
30. McMillan K L, Dill D L 1992 Algorithms for interface timing verification. In Proceedings of the IEEE International Conference in Computer Design: VLSI in Computers and Processors (Los Alamitos, CA: IEEE Comput. Soc. Press) pp. 48-51
31. Mller J, Lichtenberg J, Andersen H R, Hulgaard H 1999 Difference decision diagrams. Tech. Rep. IT-TR-1999-023, Department of Information Technology, Technical University of Denmark, Lyngby
32. Myers C J 1995 Computers-aided synthesis and verification of gate-level timed circuits. Ph D thesis, Stanford University, Stanford, CA
33. Myers C J, Meng T H-Y 1993 Synthesis of timed asychronous circuits. IEEE Trans. VLSI Syst. 1: 106-119
34. Nielsen C D, Kishinevsky M 1994 Performace analysis based on timing simulation. In Proceedings of the ACM/IEEE Design Automation Conference (Los Alamitos, CA: IEEE Comput. Soc. Press) pp. 70-76
35. Sakallah K A, Mudge T N, Olukotun O A 1990 CheckTc and minTc: Timing verification and optimal clocking of digital circuits. In Proceedings of the 1990 IEEE/ACM International Conference on Computer Aided Design (New York: ACM Press)
36. Tofts C 1995 A compositional analysis of the performance of asynchronous pipelines. In Proceedings of the ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (Los Alamitos, CA: IEEE Comput. Soc. Press)
37. Vanbekbergen P, Goossens G, De Man H 1992 Specification and analysis of timing constraints in signal transition graphs. In Proceedings of the European Design Automation Conference (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 302-306
38. Walkup E A 1995 Optimization of linear Max-Plus systems with application to timing analysis. Ph D thesis, University of Washington, Seattle, WA
39. Walkup E A, Borriello G 1994 Interface timing verification with application to synthesis. In Proceedings of the ACM/IEEE Design Automation Conference (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 106-112
40. Williams T E 1994 Performance of iterative computation in self-timed rings. J. VLSI Signal Process. 7: 17-31
41. Xie A, Beerel P A 1997 Symbolic techniques for performance analysis of timed systems based on average time separation of events. In Proceedings of the 3rd International Symposium on Advanced Research in Asynchronous Circuits and Systems (Los Alamitos, CA: IEEE Comput. Soc. Press) pp 64-75
42. Yen T-Y, Wolf W 1995 Performance estimation of real-time distributed embedded systems. In Proceedings of IEEE International Conference on Computer Design: VLSI in Computers and Processors (Los Alamitos, CA: IEEE Comput. Soc. Press) pp. 64-69
43. Yen T-Y, Ishii A, Casavant A, Wolf W 1998 Efficient algorithms for interface timing verification. Formal Methods Syst. Design 12: 241-265
44. Yun K Y 1994 Synthesis of asynchronous controllers for heterogeneous systems. Ph D thesis, Stanford University, Stanford, CA
45. Yun K Y, Beerel P A, Vakilotojar V, Dooply A E, Arceo J 1998 The design and verification of a high-performance low-control-overhead asynchronous differential equation solver. IEEE Trans. VLSI Syst. 6: 643-655