The design and verification of a high-performance low-control-overhead asynchronous differential equation solver

IEEE Transactions on Very Large Scale Integration (VLSI) Systems

Volumn 6, Issue 4, 1998, Pages 643-655

  Yun, Kenneth Y ^a,b   Beerel, Peter A ^a,c   Vakilotojar, Vida ^a,c   Dooply, Ayoob E ^a,b   Arceo, Julio ^d  

^a IEEE   (United States)

^b UNIVERSITY OF CALIFORNIA   (United States)

^c University of Southern California ^*  (United States)

^d QUALCOMM INC   (United States)

Author keywords

Asynchronous design; Average case optimization; Completion sensing; Control overhead; Differential equation solver; Formal verification

Indexed keywords

ASYNCHRONOUS SEQUENTIAL LOGIC; DESIGN; OVERHEAD LINES; TESTING;

DIFFERENTIAL EQUATION SOLVERS;

DIFFERENTIAL EQUATIONS;

EID: 0032303142     PISSN: 10638210     EISSN: None     Source Type: Journal    
DOI: 10.1109/92.736138     Document Type: Article

References (24)

1. M. E. Dean, "STRiP: A self-timed RISC processor architecture," Ph.D. dissertation, Stanford University, Stanford, CA, 1992.
2. T. E. Williams and M. A. Horowitz, "A zero-overhead self-timed 160ns 54b CMOS divider," IEEE J. Solid-State Circuits, vol. 26, pp. 1651-1661, Nov. 1991.
3. K. van Berkel, "Handshake circuits: An asynchronous architecture for VLSI programming," in Int. Series Parallel Computation. Cambridge, U.K.: Cambridge University Press, 1993, vol. 5.
4. J. V. Woods, P. Day, S. B. Furber, J. D. Garside, N. C. Paver, and S. Temple, "AMULET1: An asynchronous ARM microprocessor," IEEE Trans. Comput., vol. 46, pp. 385-398, Apr. 1997.
5. A. J. Martin, "Programming in VLSI: From communicating processes to delay-insensitive circuits," in Developments in Concurrency and Communication, C. A. R. Hoare, Ed. Addison-Wesley, MA: UT Year of Programming Series, 1990, pp. 1-64.
6. K. Y. Yun, "Synthesis of asynchronous controllers for heterogeneous Systems," Ph.D. dissertation, Stanford University, Stanford, CA, Aug. 1994.
7. K. L. McMillan, Symbolic Model Checking. New York: Kluwer Academic, 1993.
8. V. Vakilotojar and P. A. Beerel, "RTL verification of timed asynchronous and heterogeneous systems using symbolic model checking," Integration, The VLSI J., vol. 24, no. 1, pp. 19-35, Dec. 1997.
9. G. De Micheli, Synthesis and Optimization of Digital Circuits. New York: McGraw-Hill, 1994.
10. B. E. Briley, "Some new results on average worst carry," IEEE Trans. Comput., vol. C-22, pp. 459-463, May 1973.
11. J. D. Garside, "A CMOS VLSI implementation of an asynchronous ALU," in Asynchronous Design Methodologies, S. Furber and M. Edwards, Eds., in IFIP Transactions. New York: Elsevier Science, vol. A-28, pp. 181-207.
12. D. J. Kinnement, "An evaluation of asynchronous addition," IEEE Trans. VLSI Syst., vol. 4, pp. 137-140, Mar. 1996.
13. H. Dhanesha and A. Albicki, "Self-timed adder with pipelined output," in Proc. Midwest Symp. Circuits Syst., 1993, pp. 855-858.
14. S. M. Nowick, K. Y. Yun, P. A. Beerel, and A. E. Dooply, "Speculative completion for the design of high-performance asynchronous dynamic adders," in Proc. Int. Symp. Advanced Res. Asynchronous Circuits Syst., Apr. 1997, pp. 210-223.
15. C. Lemonds, "A high throughput 16 by 16 bit multiplier for DSP cores," in IEEE Int. Symp. Circuits Syst. (ISCAS), May 1996, pp. 477-480.
16. P. Kudva, G. Gopalakrishnan, and H. Jacobson, "A technique for synthesizing distributed burst-mode circuits," in Proc. ACM/IEEE Design Automation Conf., 1996, pp. 77-82.
17. K. Y. Yun, "Automatic synthesis of extended burst-mode circuits using generalized C-elements," in Proc. European Design Automation Conf. (EURO-DAC), Sept. 1996, pp. 290-295.
18. S. Chakraborty, D. L. Dill, K. Y. Yun, and K. Chang, "Timing analysis for extended burst-mode circuits," in Proc. Int. Symp. Advanced Res. Asynchronous Circuits Syst., Apr. 1997, pp. 101-111.
19. R. Alur and D. L. Dill, "A theory of timed automata," Theoretical Computer Science, vol. 126, pp. 183-235, 1994.
20. T. Henzinger, X. Nicollin, J. Sifakis, and S. Yovine, "Symbolic model checking for real-time systems," Inform. Computation, vol. 111, pp. 193-344, 1994.
21. J. A. Brzozowski and C.-J. H. Seger, "Advances in asynchronous circuit theory; Part II: Bounded inertial delay models, MOS circuit design techniques," Bull. EATCS, no. 43, pp. 199-263, Feb. 1991.
22. J. R. Burch, "Trace algebra for automatic verification of real-time concurrent systems," Ph.D. dissertation, Carnegie Mellon University, Pittsburgh, PA, 1992.
23. T. G. Rokicki, "Representing and modeling circuits," Ph.D. dissertation, Stanford University, Stanford, CA, 1993.
24. S. Chakraborty, K. Y. Yun, and D. L. Dill, "Practical timing analysis of asynchronous circuits using time separation of events," in Proc. Custom Integrated Circuits Conf., May 1998, pp. 455-458.