Symbolic time separation of events

Proceedings - International Symposium on Asynchronous Circuits and Systems

Volumn , Issue , 1999, Pages 83-93

  Amon, Tod ^a   Hulgaard, Henrik ^b  

^a TEXAS STATE UNIVERSITY   (United States)

^b TECHNICAL UNIVERSITY OF DENMARK   (Denmark)

Author keywords

[No Author keywords available]

Indexed keywords

ASYNCHRONOUS CIRCUITS; ITERATIVE ALGORITHM; PRACTICAL METHOD; SYMBOLIC ANALYSIS; SYMBOLIC EXPRESSION; SYNTHESIS TOOL; TIME SEPARATION; TIMING ANALYSIS; UNKNOWN DELAY; UNKNOWN PARAMETERS; VERIFICATION ALGORITHMS;

ALGORITHMS;

QUALITY ASSURANCE;

EID: 77957953848     PISSN: 15228681     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1109/ASYNC.1999.761525     Document Type: Conference Paper

References (24)

1. T. Amon and G. Borriello. An approach to symbolic timing verification. In ACM/IEEE Design Automation Conference, pages 410-413, June 1992.
2. T. Amon, G. Borriello, D. Hu, and J. Liu. Symbolic timing verification of timing diagrams using presburger formulas. In ACM/IEEE Design Automation Conference, June 1997.
3. T. Amon, G. Borriello, and J. Liu. Making complex timing relationships readable: Presburger formula simplification using don't cares. In ACM/IEEE Design Automation Conference, June 1998.
4. F. Baccelli, G. Cohen, G. Olsder, and J. Quadrat. Synchronization and Linearity. Wiley, 1992.
5. R. Berks and J. Ebergen. Response time properties of asynchronous linear pipelines. In ACM/IEEE International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), Dec. 1997.
6. T. M. Burks and K. A. Sakallah. Min-max linear programming and the timing analysis of digital circuits. In Proc. International Confi Computer-Aided Design (IsCCAD), pages 152-155, 1993.
7. S. M. Bums. Performance Analysis and Optimization of Asynchronous Circuits. Ph.D. thesis, California Institute of Technology, 1991. CS-TR-91-1.
8. D. C. Cooper. Theorem proving in arithmetic without multiplication. Machine Intelligence, 7:91-99, 1972.
9. R. Cuninghame-Green. Minimax Algebra, volume 166 of Lecture Notes in Economics and Mathematical Systems. Springer Verlag, New York, 1979.
10. J. Ebergen and R. Berks. Response time properties of some asynchronous circuits. In Third International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC '97), Apr. 1997.
11. M. Greenstreet and K. Steiglitz. Bubbles can make self-timed pipelines fast. Journal of VLSI Signal Processing, 2(3): 139-148, Nov. 1990.
12. J. Gunawardena. Timing analysis of digital circuits and the theory of min-max functions. In International Workshop on Timing Issues in the Specification and Synthesis of Digital Systems (TAU), Sept. 1993.
13. H. Hulgaard and S. M. Bums. Bounded delay timing analysis of a class of CSP program. Formal Methods in System Design, 11(3):265-294, 1997.
14. H. Hulgaard, S. M. Bums, T. Amon, and G. Borriello. An algorithm for exact bounds on the time separation of events in concurrent systems. IEEE Transactions on Computers, 44(11): 1306-1317, Nov. 1995.
15. T. K. Lee. A General Approach to Performance Analysis and Optimization of Asynchronous Circuits. PhD thesis, Caltech, 1995.
16. A. J. Martin, S. M. Bums, T. K. Lee, D. Borkovic, and P. J. Hazewindus. The design of an asynchronous microprocessor. In Advanced Research in VLSI: Proceedings of the Decennial Caltech Conference on VLSI, pages 351-373, 1989.
17. K. McMillan and D. L. Dill. Algorithms for interface timing verification. In IEEE International Conference on Computer Design, pages 48-51, 1992.
18. C. J. Myers and T. H.-Y. Meng. Synthesis of timed asynchronous circuits. IEEE Transactions on VLSI Systems, 1(2):106-119, 1993.
19. The Omega project. On http://www.cs.umd.edu/projects/omega/.
20. C.-Y. Park. Predicting Deterministic Execution Times of Real-Time Programs. PhD thesis, University of Washington, 1992. Available as Techical report # TR-92-08-02.
21. R. E. Shostak. A practical decision procedure for arithmetic with function symbols. Journal of the ACM, 26(2):351-360, Apr. 1979.
22. T. E. Williams. Analyzing and improving the latency and throughput performance of self-timed pipelines and rings. In Proc. International Symposium on Circuits and Systems, May 1992.
23. T. E. Williams. Performance of iterative computation in self-timed rings. Journal of VLSI Signal Processing, 6(3), Oct. 1993.
24. A. Xie and P. Beerel. Symbolic techniques for performance analysis of timed systems based on average time separation of events. In Third International Symposium on Advanced Research in Asynchronous Circuits and Systems (ASYNC), 1997.