Buffer insertion with adaptive blockage avoidance

Proceedings of the International Symposium on Physical Design

Volumn , Issue , 2002, Pages 92-97

  Hu, Jiang ^a   Alpert, Charles J ^a   Quay, Stephen T ^a   Gandham, Gopal ^a  

^a IBM MICROELECTRONICS   (United States)

Author keywords

Algorithms; Performance

Indexed keywords

ALGORITHMS; INTEGRATED CIRCUIT LAYOUT; MATHEMATICAL MODELS; TOPOLOGY;

BUFFER INSERTION;

VLSI CIRCUITS;

EID: 0036377419     PISSN: None     EISSN: None     Source Type: Conference Proceeding    
DOI: 10.1145/505388.505412     Document Type: Conference Paper

References (21)

1. Buffered Steiner trees for difficult instances
2. Wire segmenting for improved buffer insertion
3. Buffer insertion with accurate gate and interconnect delay computation
4. A Steiner tree construction for buffers, blockages, and bays
5. Challenges and opportunities for design innovations in nanometer technologies
6. Buffer block planning for interconnect-driven floorplanning
7. Routing tree construction render fixed buffer locations
8. The transient response of damped linear networks with particular regard to wideband amplifiers
9. On Steiner's problem with rectilinear distance
10. A fast algorithm for context-aware buffer insertion
11. Maze routing with buffer insertion and wiresizing
12. New performance driven routing techniques with explicit area/delay tradeoff and simultaneous wire sizing
13. Optimal wire sizing and buffer insertion for low and a generalized delay model
14. Simultaneous routing and buffer insertion for high performance interconnect
15. Interconnect layout optimization by simultaneous Steiner tree construction and buffer insertion
16. A simultaneous routing tree construction and fanout optimization algorithm
17. MERLIN: Semi-order-independent hierarchical buffered routing tree generation using local neighborhood search
18. A new algorithm for routing tree construction with buffer insertion and wire sizing under obstacle constraints
19. Buffer placement in distributed RC-tree networks for minimal elmore delay
20. Simultaneous routing and buffer insertion with restrictions on buffer locations