Fully depleted 20-nm SOI CMOSFETs with W - Clad gate/source/drain layers

IEEE Transactions on Electron Devices

Volumn 48, Issue 7, 2001, Pages 1380-

  Takahashi, Mitsutoshi ^b   Ohno, Terukazu ^a,b   Sakakibara, Yutaka ^c   Takayama, Kazuhiko ^b  

^a IEEE

^b NTT CORPORATION   (Japan)

^c NTT Advanced Technology Corporation   (Japan)

Author keywords

Complementary metal oxide semiconductor field effect transistors (CMOSFETs); Contacts; Fully depleted; Separation by implanted oxygen (SIMOX); Silicon on insulator technology

Indexed keywords

FABRICATION; GATES (TRANSISTOR); SEMICONDUCTOR DOPING; SILICON ON INSULATOR TECHNOLOGY; SUBSTRATES; ULTRATHIN FILMS;

ULTRATHIN DEVICES;

CMOS INTEGRATED CIRCUITS;

EID: 0035396864     PISSN: 00189383     EISSN: None     Source Type: Journal    
DOI: 10.1109/16.930655     Document Type: Article

References (22)

1. SOI technology for deep submicron CMOS application
2. Present status and potential of subquarter-micron ultra-thin-film CMOS/SIMOX technology
3. Deep-submicrometer channel design in silicon-on-insulator (SOI) MOSFET's
4. A 5-mask CMOS technology
5. Optimization of series resistance in sub-0.2 μm SOI MOSFET's
6. Raised source/drain MOSFET with dual sidewall spacers
7. 0.18-μm fully-depleted silicon-on-insulator MOSFET's
8. Characteristics of l/4-μm gate ultra-thin-film MOSFET's/SIMOX with tungsten-deposited low-resistance source/drain
9. +-Si by selective chemical vapor deposition
10. +-silicon (100) surfaces by hydrofluoric acid
11. High-quality low-dose SIMOX wafers
12. Sub-quarter micron logic-gate-pattern fabrication using halftone phase-shifting masks
13. A monte carlo computer program for the transport of energetic ions in amorphous targets
14. Source/drain ion implantation into ultra-thin-single-crystalline-silicon-layer of separation by implanted oxygen (SIMOX) wafers
15. Thin silicide development for fully-depleted SOI CMOS technology
16. 300-kilo-gate sea-of-gate type gate arrays fabricated using 0.25-μm-gate ultra-thin-film fully-depleted complementary metal-oxide-semiconductor separation by implanted oxygen (CMOS/SIMOX) technology with tungsten-covered source and drain
17. 6
18. A transmission line model for silicided diffusions: Impact on the performance of VLSI circuit
19. A model for specific contact resistance applicable for titanium silicide-silicon contacts
20. Temperature dependence of the Schottky-barrier height of tungsten on n-type and p-type silicon
21. Novel Si surface cleaning technology with plasma hydrogenation and its application to selective CVD-W clad layer formation
22. +-implanted silicon