Software acceleration using programmable hardware devices

IEE Proceedings: Computers and Digital Techniques

Volumn 143, Issue 1, 1996, Pages 55-63

  Edwards, M D ^a   Forrest, J ^a  

^a UNIVERSITY OF MANCHESTER   (United Kingdom)

Author keywords

Programmable hardware devices; Software acceleration

Indexed keywords

C (PROGRAMMING LANGUAGE); COMPUTER HARDWARE; COMPUTER SOFTWARE; CONSTRAINT THEORY; MICROCOMPUTERS; PERFORMANCE; SYSTEMS ENGINEERING;

COSYNTHESIS; INTERACTIVE PROFILING TOOLS; PERFORMANCE EVALUATION; PROGRAMMABLE HARDWARE DEVICES; SOFTWARE ACCELERATION;

COMPUTER ARCHITECTURE;

EID: 0029756419     PISSN: 13502387     EISSN: None     Source Type: Journal    
DOI: 10.1049/ip-cdt:19960066     Document Type: Article

References (17)

1. WOLF, W.W.: 'Hardware-software co-design of embedded systems', Proc. IEEE, 1994, 82, (7), pp. 967-989
2. WOO, N.S., DUNLOP, A.E., and WOLF, W.: 'Codesign from cospecification', Computer, 1994, 27, (1), pp. 42-47
3. GUPTA, R.K., and DE MICHELI, G.: 'Hardware-software cosynthesis for dicital systems', IEEE Des. Test Comput., 1993, 10, (3), pp. 29-41
4. ERNST, R., HENKEL, J., and BENNER, T.: 'Hardware-software cosynthesis for micro-controllers', IEEE Des. Test Comput., 1993, 10, (4), pp. 64-75
5. YORK, T.A.: 'Survey of field programmable logic devices', Microprocess. Microsyst., 1993, 17, (9), pp. 371-381
6. ATHANAS, P.M., and SILVERMAN, H.F.: 'Processor reconfiguration throuah instruction-set metamorphosis', Computer, 1993, 26, (3), pp. 11-18
7. WAZLOWSKI, M., AGARWAL, L., LEE, T., SMITH, A., LAM, E., ATHANAS, P., SILVERMAN, H., and GHOSH, S.: 'PRISM-II compiler and architecture', in BUELL, D.W., and POCEK, K.L. (Eds.): 'Proceedings of the IEEE workshop on FPGAs for custom computing machines' (IEEE Computer Society Press, 1993), pp. 9-16
8. THEIBINGER, M., STRAVERS, P., and VEIT, H.: 'Castle: an interactive environment for hw-sw codesign', in 'Proceedings of the third international workshop on hardware/software codesign' (IEEE Computer Society Press, 1994), pp. 203-209
9. JANTSCH, A., ELLERVEE, P., ÖBERG, J., HEMANI, A., and TENHUNEN, H.: 'Hardware/software partitioning and minimizing memory interface traffic', in 'Proceedings of EURO-DAC'94' (IEEE Computer Society Press, 1994), pp. 226-231
10. BRACE, J.P., and MADSEN, J.: 'A codesign case study in computer graphics', in 'Proceedings of the third international workshop on hardware/software codesign' (IEEE Computer Society Press, 1994), pp. 132-139
11. HOLTMANN, U., and ERNST, R.: 'Experiments with low-level speculative computation based on multiple branch prediction', IEEE Trans., 1993, VLSI-1, (3), pp. 262-267
12. AMDAHL, G.M.: 'Validity of single-processor approach to achieve large-scale computing capability', Proceedings of the AFIPS conference, 1967, pp. 483-485
13. SHAW, A.C.: 'Reasoning about time in higher-level language software', IEEE Trans., 1989, SE-15, (7), pp. 875-889
14. MARLOW, A.R.: 'A software performance estimation tool'. MSc dissertation, Department of Computation, UMIST, 1994
15. KU, D., and DE MICHELI, G.: 'Hardware C: a language for hardware design (version 2)', Technical report CSL-TR-90-419, Computer system laboratory, Stanford University, USA, 1990
16. DE MICHELI, G., KU, D., MAILHOT, F., and TRUONG, T.: 'The olympus system synthesis system', IEEE Des. Test Comput., 1990, 7, (10), pp. 37-53
17. SENTOVICH, E.M., SINGH, K.J., LAVAGNO, L., MOON, C., MURGAI, R., SALDANHA, A., SAVOJ, H., STEPHAN, P.R., BRAYTON, R.K., and SANGIOVANNI-VINCENTELLI, A.: 'SIS: a system for sequential circuit synthesis'. Electronics research laboratory memorandum UCB/ERL M92/4I, University of California, Berkeley, USA, 1992