Short-circuit energy dissipation modeling for submicrometer CMOS gates

IEEE Transactions on Circuits and Systems I: Fundamental Theory and Applications

Volumn 47, Issue 9, 2000, Pages 1350-1361

  Bisdounis, L ^a   Koufopavlou, O ^a  

^a UNIVERSITY OF PATRAS   (Greece)

Author keywords

[No Author keywords available]

Indexed keywords

CAPACITANCE; COMPUTER SIMULATION; ELECTRIC INVERTERS; ENERGY DISSIPATION; GATES (TRANSISTOR); SHORT CIRCUIT CURRENTS; WAVEFORM ANALYSIS;

SHORT-CIRCUIT ENERGY DISSIPATION MODELS;

CMOS INTEGRATED CIRCUITS;

EID: 0034262905     PISSN: 10577122     EISSN: None     Source Type: Journal    
DOI: 10.1109/81.883330     Document Type: Article

References (30)

1. A. P. Chandrakasan and R. W. Brodersen, Low-Power Digital CMOS Design. Norwell, MA: Kluwer Academic, 1995, pp. 55-104.
2. H. J. M. Veendrick, ;Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits,; IEEE J. Solid-State Circuits, vol. SC-19, pp. 468-473, Aug. 1984.
3. H. Shichman and D. A. Hodges, ;Modeling and simulation of insulated-gate field-effect transistor switching circuits,; IEEE J. Solid-State Circuits, vol. SC-3, pp. 285-289, Sept. 1968.
4. N. Hedenstierna and K. O. Jeppson, ;CMOS circuit speed and buffer optimization,; IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 270-281, Mar. 1987.
5. ;Comments on 'A module generator for optimized CMOS buffers',; IEEE Trans. Computer-Aided Design, vol. 12, pp. 180-181, Jan. 1993.
6. Q. Wang and S. B. K. Vrudhula, ;On short circuit power estimation of CMOS inverters,; in Proc. IEEE Int. Conf. Computer Design, Oct. 1998, pp. 62-67.
7. L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, ;Propagation delay and short-circuit power dissipation modeling of the CMOS inverter,; IEEE Trans. Circuits Syst. I, vol. 45, pp. 259-270, Mar. 1998.
8. S. Turgis, N. Azemard, and D. Auvergne, ;Explicit evaluation of short-circuit power dissipation for CMOS logic structures,; in Proc. Int. Symp. Low-Power Design, Apr. 1995, pp. 129-134.
9. T. Sakurai and A. R. Newton, ;Alpha-power law MOSFET model and its applications to CMOS inverter delay and other formulas,; IEEE J. Solid-State Circuits, vol. 25, pp. 584-594, Apr. 1990.
10. ;A simple MOSFET model for circuit analysis,; IEEE Trans. Electron Dev., vol. 38, pp. 887-894, Apr. 1991.
11. S. R. Vemuru and N. Scheinberg, ;Short-circuit power dissipation estimation for CMOS logic gates,; IEEE Trans. Circuits Syst. I, vol. 41, pp. 762-765, Nov. 1994.
12. A. Hirata, H. Onodera, and K. Tamaru, ;Estimation of short-circuit power dissipation for static CMOS gates,; in IEICE Trans. Fundament. Electron., Commun. Comput. Sci., vol. E79-A, Mar. 1996, pp. 304-311.
13. S. Turgis and D. Auvergne, ;A novel macromodel for power estimation in CMOS structures,; IEEE Trans. Comput.-Aided Design, vol. 17, pp. 1090-1098, Nov. 1998.
14. Y. P. Tsividis, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1988, pp. 175-181.
15. D. Auvergne, private communication, Nov. 1998.
16. J. M. Daga, S. Turgis, and D. Auvergne, ;Design oriented standard cell delay modeling,; in Proc. Int. Wkshp. Power Timing Modeling, Optimiz. Simulat., Sept. 1996, pp. 265-274.
17. J. M. Daga and D. Auvergne, ;A comprehensive delay macro modeling for submicrometer CMOS logics,; IEEE J. Solid-State Circuits, vol. 34, pp. 42-55, Jan. 1999.
18. L. Bisdounis, O. Koufopavlou, and S. Nikolaidis, ;Accurate evaluation of the CMOS short-circuit power dissipation for short-channel devices,; in P roc. IEEE Int. Symp. Low-Power Electron. Design, Aug. 1996, pp. 189-192.
19. D. Liu and C. Svensson, ;Power consumption estimation in CMOS VLSI chips,; IEEE J. Solid-State Circuits, vol. 29, pp. 663-670, June 1994.
20. A. Nabavi-Lishi and N. C. Rumin, ;Inverter models of CMOS gates for supply current and delay evaluation,; IEEE Trans. Comput.-Aided Design, vol. 13, pp. 1271-1279, Oct. 1994.
21. J. T. Kong and D. Overhauser, ;XQXQXQ,; in Digital Timing Macromodeling for VLSI Design Verification. Norwell, MA: Kluwer Academic, 1995, pp. 125-169.
22. L. Bisdounis and O. Koufopavlou, ;Modeling the dynamic behavior of series-connected MOSFET's for delay analysis of multiple-input CMOS gates,; in Proc. IEEE Int. Symp. Circuits Syst., vol. 6, June 1998, pp. 342-345.
23. N. H. E. Weste and K. Eshraghian, Principles of CMOS VLSI Design: A Systems Perspective. New York: McGraw-Hill, 1993, pp. 183-191.
24. L. Bisdounis, S. Nikolaidis, and O. Koufopavlou, ;Analytical transient response and propagation delay evaluation of the CMOS inverter for short-channel devices,; IEEE J. Solid-State Circuits, vol. 33, pp. 302-306, Feb. 1998.
25. A. Chatzigeorgiou and S. Nikolaidis, ;Collapsing the transistor chain to an effective single equivalent transistor,; in Proc. IEEE Design, Automa. Test Eur., Feb. 1998, pp. 2-6.
26. Y. H. Jun, K. Jun, and S. B. Park, ;An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation,; IEEE Trans. Comput.-Aided Design, vol. 8, pp. 1027-1032, Sept. 1989.
27. S. M. Kang, ;Accurate simulation of power dissipation in VLSI circuits,; IEEE J. Solid-State Circuits, vol. SC-21, pp. 889-891, Oct. 1986.
28. A. Hirata, H. Onodera, and K. Tamaru, ;Analytical formulas of output waveform and short-circuit power dissipation for static CMOS gates driving a CRC π load,; in IEICE Trans. Fundament. Electron., Commun. Comput. Sci., vol. E81-A, Mar. 1998, pp. 462-469.
29. V. Alder and E. G. Friedman, ;Delay and power expressions for a CMOS inverter driving a resistive-capacitive load,; Analog Integral. Circuits Signal Processing J., vol. 14, pp. 29-39, Jan. 1997.
30. J. Qian, S. Pullela, and L. Pillage, ;Modeling the 'effective capacitance' for the RC interconnect of CMOS gates,; IEEE Trans. Comput.-Aided Design, vol. 13, pp. 1526-1535, Dec. 1994.