Inverter Models of CMOS Gates for Supply Current and Delay Evaluation

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 13, Issue 10, 1994, Pages 1271-1279

  Nabavi Lishi, A ^a   Rumin, N C ^a  

^a MCGILL UNIVERSITY   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; ELECTRIC CURRENTS; ELECTRIC WAVEFORMS; INTEGRATED CIRCUIT LAYOUT; LOGIC GATES; MOSFET DEVICES; SEMICONDUCTOR DEVICE MODELS;

DELAY EVALUATION; INVERTER MODELS; SUPPLY CURRENTS;

GATES (TRANSISTOR);

EID: 0028517487     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.317470     Document Type: Article

References (13)

1. A. Nabavi-Lishi and Nicholas Rumin, “Delay and bus current evaluation in CMOS logic circuits,” in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1992, pp. 198–203.
2. A. Nabavi-Lishi, “Delay and Current Evaluation in CMOS Circuits,” Ph.D. Dissertation, McGill University, June 1993.
3. A. Nabavi-Lishi and N. C. Rumin, “Simultaneous delay and maximum current calculation in CMOS gates,” IEE Electronics Letters, vol. 28, no. 7, 682–684, Mar. 1992.
4. HSPICE Users Manual, 119001, Meta-Software, Inc., 1990.
5. S. Chowdhury and J. S. Barkatullah, “Estimation of maximum currents in MOS IC logic circuits,” IEEE Trans. Computer-Aided Design, vol. 9, no. 6, pp. 642–654, June 1990.
6. Young-Hyun Jun, KI Jun, and Song-Bai Park, “An accurate and efficient delay time modeling for MOS logic circuits using polynomial approximation,” IEEE Trans. Computer-Aided Design, vol. 8, no. 9, pp. 1027–1032, Sept. 1989.
7. Hau-Yung Chen and Satanu Dutta, “A timing model for static CMOS gates,” in Proc. IEEE Int. Conf. Computer-Aided Design, Nov. 1989, 72–75.
8. F. Rouatbi, B. Haroun, and A. J. Al-Khalili, “Power estimation tool for sub micron CMOS VLSI circuits,” in Proc. IEEE Conf. Computer-Aided Design, Nov. 1992, pp. 204–209.
9. T. Sakurai and A. R. Newton, “Delay analysis of series-connected MOSFET circuits,” IEEE J. Solid-State Circuits, vol. 26, no. 2, pp. 122–130, Feb. 1991.
10. H. J. M. Veendrick, “Short-circuit dissipation of static CMOS circuitry and its impact on the design of buffer circuits,” IEEE J. Solid-State Circuits, vol. SC-19, no. 4, pp. 468–473, Aug. 1984.
11. N. Hendestierna and K. O. Jeppson, “CMOS circuit speed and buffer optimization,” IEEE Trans. Computer-Aided Design, pp. 270–281, Mar. 1987.
12. T. Sakurai and A. R. Newton, “Alpha-Power law MOSFET model and its applications to CMOS inverter delay and other formulas,” IEEE J. Solid-State Circuits, vol. 25, no. 2, pp. 584–593, Apr. 1990.
13. A. Nabavi-Lishi and N. C. Rumin, “Delay and Current estimation in CMOS gates using collapsing,” in Proc. Canadian Conf. Very Large Scale Integration, Oct. 1992, pp. 32–40.