|
Volumn 44, Issue 3, 2000, Pages 425-445
|
Cascoded LVTSCR with tunable holding voltage for ESD protection in bulk CMOS technology without latchup danger
|
Author keywords
[No Author keywords available]
|
Indexed keywords
CMOS INTEGRATED CIRCUITS;
ELECTRIC DISCHARGES;
ELECTRIC POTENTIAL;
ELECTROSTATICS;
INTEGRATED CIRCUIT MANUFACTURE;
MASKS;
MOS DEVICES;
SEMICONDUCTING SILICON;
SPURIOUS SIGNAL NOISE;
TEMPERATURE;
ELECTROSTATIC DISCHARGE;
NOISE PULSES;
SILICIDE;
TUNABLE HOLDING VOLTAGE;
THYRISTORS;
|
EID: 0034159376
PISSN: 00381101
EISSN: None
Source Type: Journal
DOI: 10.1016/S0038-1101(99)00247-6 Document Type: Article |
Times cited : (31)
|
References (44)
|