A CMOS continuous-time Gm - C filter for PRML read channel applications at 150 Mb/s and beyond

IEEE Journal of Solid-State Circuits

Volumn 32, Issue 4, 1997, Pages 499-513

  Mehr, Iuri ^a,b,c,d,e   Weiland, David R ^c,f,g  

^a IEEE   (United States)

^b ANALOG DEVICES INC   (United States)

^c Cirrus Logic   (United States)

^d TECHNICAL UNIVERSITY OF CLUJ NAPOCA   (Romania)

^e WASHINGTON STATE UNIVERSITY   (United States)

^f MASSACHUSETTS INSTITUTE OF TECHNOLOGY   (United States)

^g SILICON LABORATORIES   (United States)

Author keywords

CMOS transconductor; Read channel; Tuning circuit

Indexed keywords

CMOS INTEGRATED CIRCUITS; ELECTRIC DISTORTION; ELECTRIC IMPEDANCE; EQUALIZERS; ERRORS; INTEGRATING CIRCUITS; MAGNETIC DISK STORAGE; POLES AND ZEROS; TRANSCONDUCTANCE; TRANSFER FUNCTIONS; TUNING;

CMOS TRANSCONDUCTOR; CONTINUOUS TIME FILTERS; EQUALIZATION; GROUP DELAY RIPPLE; PARTIAL RESPONSE MAXIMUM LIKELIHOOD; READ CHANNEL; TOTAL HARMONIC DISTORTION; TUNING CIRCUIT;

DIGITAL FILTERS;

EID: 0031117814     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.563671     Document Type: Article

References (37)

1. R. Alini, A. Baschirotto, and R. Castello, "Tunable BiCMOS continuous-time filter for high-frequency application," IEEE J. Solid-State Circuits, vol. 27, pp. 1905-1915, Dec. 1992.
2. P.E. Allen and D. R. Holberg, CMOS Analog Circuit Design. Philadelphia, PA: Stunders HBJ, 1987.
3. D. Choi et al., "An analog front-end signal processor for a 64 Mb/s PRML hard-disk drive channel," IEEE J. Solid-State Circuits, vol. 29, pp. 1596-1605, Dec. 1994.
4. R. D. Cideciyan et al., "A PRML System for digiatal magnectic recording," IEEE Trans. Commun., vol. 10, pp. 38-56, Jan. 1992.
5. A. M. Durham, W. Redman-White, and J. B. Hughes, "High-linearity continuous-time filter in 5-V VLSI CMOS," IEEE J. Solid-State Circuits, vol. 27, pp. 1270-1276, Sept. 1992.
6. J. Khoury, "Design of a 15-MHz CMOS continuous-time filter with on-chip tuning," IEEE J. Solid-State Circuits, vol. 26, pp. 1988-1997, Dec. 1991.
7. F. Krummenacher and N. Joehl, "A 4-MHz CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 23, pp. 750-757, June 1988.
8. C. A. Laber and P. R. Gray, "A 20-MHz sixth-order BiCMOS parasitic-insensitive continuous-time filter and second-order equalizer optimized for disk-drive read channels," IEEE J. Solid-State Circuits, vol. 28, pp. 462-470, Apr. 1993.
9. S.-S. Lee, R. H. Zele, D. J. Allstot, and G. Liang, "CMOS continuous-time current-mode filters for high-frequency applications," IEEE J. Solid-State Circuits, vol. 28, pp. 323-328, Mar. 1993.
10. S. Mita et al., "A 150 Mb/s PRML chip for magnetic disk drives," in ISSCC Dig. Tech. Papers, San Francisco, Feb. 1996, pp. 62-63.
11. B. Nauta, "A CMOS transconductance-C filter technique for very high frequencies," IEEE J. Solid-State Circuits, vol. 27, pp. 142-153, Feb. 1992.
12. _, Analog CMOS Filters for Very High Frequencies. Norwell, MA: Kluwer, 1992.
13. P. K. D. Pai and A. A. Abidi, "A 40-mW 55 Mb/s CMOS equalizer for use in magnetic storage read channels," IEEE J. Solid-State Circuits, vol. 29, pp. 489-499, Apr. 1994.
14. C. S. Park and R. Schaumann, "Design of a 4-MHz analog integrated CMOS transconductance-C bandpass filter," IEEE J. Solid-State Circuits, vol. 23, pp. 987-996, Aug. 1988.
15. K. Parsi et al., "A 200 Mb/s PRML read/write channel IC," in ISSCC Dig. Tech. Papers San Francisco, Feb. 1996, pp. 66-67.
16. M. J. M. Pelgrom, A. C. J. Duinmaijer, and A. P. G. Welbers, "Matching properties of MOS transistors," IEEE J. Solid-State Circuits, vol. 24, pp. 1433-1440, Oct. 1989.
17. R. A. Philpott, R. A. Kertis, R. A. Richetta, T. J. Schmerbeck, and D. J. Schulte, "A 7 Mbyte/s (65 MHz), mixed-signal, magnetic recording channel DSP using partial response signaling with maximum likelihood detection," IEEE J. Solid-State Circuits, vol. 29, no. 3, pp. 177-184, Mar. 1994.
18. J. Ramirez-Angulo and E. Sanchez-Sinencio, "Active compensation of operational transconductance amplifier filters using partial positive feedback," IEEE J. Solid-State Circuits, vol. 25, no. 4, pp. 1024-1028, Aug. 1990.
19. N. P. Sands et al., "A 200Mb/s Analog DFE Read Channel," in ISSCC Dig. Tech. Papers San Francisco, Feb. 1996, pp. 72-73.
20. J. Silva-Martinez, M. S. J. Steyaert, and W. M. C. Sansen, "A large-signal very low-distortion transconductor for high-frequency continuoustime filters," IEEE J. Solid-State Circuits, vol. 26, pp. 946-955, July 1991.
21. _, "Design techniques for high-performance full-CMOS OTA-AC continuous-time filters," IEEE J. Solid-State Circuits, vol. 27, pp. 993-1000, July 1992.
22. _, "A 10.7-MHz 68-dB SNR CMOS continuous-time filter with on-chip automatic tuning," IEEE J. Solid-State Circuits, vol. 27, pp. 1843-1853, Dec. 1992.
23. W. M. Snelgrove, and A. Shoval, "A balanced 0.9-μm CMOS transconductance-C filter tunable over the VHF range," IEEE J. Solid-State Circuits, vol. 27, pp. 314-322, Mar. 1992.
24. G. T. Tuttle et al., "A 130 Mb/s PRML read/write channel with digital servo detection," in ISSCC Dig. Tech. Papers, San Francisco, Feb. 1996, pp. 64-65.
25. Y. Tsividis, M. Banu, and J. Khoury, "Continuous-time MOSFET-C filters in VLSI," IEEE J. Solid-State Circuits, vol. 21, pp. 15-30, Feb. 1986.
26. Y. Tsividas, Operation and Modeling of the MOS Transistor. New York: McGraw-Hill, 1987.
27. _. "Integrated continuous-time filter design - an overview," IEEE J. Solid-State Circuits, vol. 29, pp. 166-176, Mar. 1994.
28. G. T. Uehara, and P. R. Gray, "A 100 MHz A/D interface for PRML magnetic disk read channel," IEEE J. Solid-State Circuits, vol. 29, pp. 1606-1613, Dec. 1994.
29. P. VanPeterghem and R. Song, "Tuning strategies in high frequency integrated continuous-time filters," IEEE Trans, Circuits Syst., vol. 36, pp. 136-139, Jan. 1989.
30. G. A. De Veirman and R. G. Yamasaki, "Design of a bipolar 10-MHz programmable continuous-time 0.05 equiripple linear phase filter," IEEE J. Solid-State Circuits, vol. 27, pp. 324-331, Mar. 1992.
31. G. A. De Veirman et al., "A 3.0 V 40 Mb/s hard disk drive read channel IC," IEEE J. Solid-State Circuits, vol. 30, pp. 788-799, July 1995.
32. Y.-T. Wang and A. A. Abidi, "CMOS active filter design at very high frequencies," IEEE J. Solid-State Circuits, vol. 25, pp. 1562-1574, Dec. 1990.
33. D. R. Welland et al., "A digital read/write channel with EEPR4 detection," in ISSCC Dig. Tech. Papers, San Francisco, Feb. 1994, pp. 276-277.
34. D. R. Welland, "Transconductance amplifiers and exponentional varible gain amplifiers using the same," U.S. Patent 5 451 901, Sept. 1995.
35. C. S. H. Wong, J. C. Ruddell, G. T. Uehara, and P. R. Gray, "A 50 MHz eight-tap adaptive equalizer for partial-response channels," IEEE J. Solid-State Circuits, vol. 30, pp. 228-234, Mar. 1995.
36. A. Zverev, Handbook of Filter Synthesis. New York: Wiley, pp. 60-81, 1967.
37. E. J. van der Zwan, E. A. M. Klumperink, and E. Seevinck, "A CMOS OTA for HF filters with programmable transfer function," IEEE J. Solid-State Circuits, vol. 26, pp. 1720-1723, Nov. 1991.