Frequency-dependent crosstalk simulation for on-chip interconnections

IEEE Transactions on Advanced Packaging

Volumn 22, Issue 3, 1999, Pages 292-308

  Deutsch, Alina ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; CROSSTALK; ELECTRIC NETWORK SYNTHESIS; INTERCONNECTION NETWORKS; MICROPROCESSOR CHIPS;

LOSSY-LINE SYNTHESIS; ON-CHIP INTERCONNECTIONS;

ELECTRONICS PACKAGING;

EID: 0033319683     PISSN: 15213323     EISSN: None     Source Type: Journal    
DOI: 10.1109/6040.784477     Document Type: Article

References (22)

1. A. Deutsch et al., "Modeling and characterization of long on-chip interconnections for high-performance microprocessors," IBM J. Res. Develop., vol. 39, no. 5, pp. 547-567, 1995.
2. A. Deutsch et al., "When are transmission-line effects important for onchip interconnections," IEEE Trans. Microwave Theory Tech., vol. 45, pp. 1836-1846, Oct. 1997.
3. A. Deutsch, H. Smith, G. A. Katopis, W. D. Becker, P. W. Coteus, C. W. Surovic, G. V. Kopcsay, B. J. Rubin, R. P. Dünne, T. Gallo, D. R. Knebel. B. L. Krauter, L. M Terman, G. A. Sai-Halasz, and P. J. Restle, "The importance of inductance and inductive coupling for on-chip wiring," in Proc. IEEE 6th Topical Meeting Elect. Perform. Electron. Packag., EPEP'97, San Jose, CA, Oct. 27-29, 1997, pp. 53-56.
4. K. Yamashita and S. Odanaka, "Impact of crosstalk on delay time and a hierarchy of interconnects," in Proc. Dig. 1998 Int. Electron Devices Meeting (IEDM'98), San Francisco, CA, Dec. 8-10, 1998, pp. 291-294.
5. Y. Massoud, S. Mayors, T. Bustami, and J. White, "Layout techniques for minimizing on-chip interconnect self inductance," in Proc. Dig. 35th Design Automat. Conf., San Francisco, CA, June 15-19, 1998, pp. 566-571.
6. P. Restle and A. Deutsch, "Designing the best clock distribution network," in Proc. Dig. 1998 Symp. VLSI Circ., Honolulu, HI, June 11-13, 1998, pp. 2-5.
7. A. Deutsch et al., "High-speed signal propagation on lossy transmission lines," IBM J. Res. Develop., vol. 34, pp. 601-615, 1990.
8. A. Deutsch, "Electrical characteristics of interconnections for highperformance systems," Proc. IEEE, vol. 86, pp. 315-355, Feb. 1998.
9. K. Soumyanath, S. Borkar, C. Zhou, and B. Bloechel, "Accurate on-chip interconnect evaluation: A time domain technique," in Proc. Dig. 1998 Symp. VLSI Circ., Honolulu, HI, June 11-13, pp. 116-117.
10. B. Buswas, A. Classer, S. Lipa, M. Steer, P. Franzon, and P. Russell, "Experimental electrical characterization of on-chip interconnects," in Proc. Dig. 6th Topical Meeting Elect. Perform. Electron. Packag., San Jose, CA, Oct. 27-29, 1997, pp. 57-59.
11. B. J. Rubin and S. Daijavad, "Calculation of multi-port parameters of electronic packages using a general purpose electromagnetics code," in Proc. IEEE 2nd Topical Meeting Elect. Perform. Electron. Packag., EPEP'93, Monterey, CA, Oct. 20-23, 1993, pp. 37-39.
12. J. Millman and H. Taub, Pulse, Digital, and Switching Waveforms. New York: McGraw-Hill, 1965, ch. 2, pp. 27-50.
13. V. A. Ranieri, A. Deutsch, G. V. Kopcsay, and G. Arjavalingam, "A novel 24-GHz bandwidth coaxial probe," IEEE Trans. Instrum. Meas., vol. 39, pp. 504-507, June 1990.
14. A. E. Ruehli, "Inductance calculation in a complex integrated circuit environment," IBM J. Res. Develop., pp. 16470-16485, Sept. 1972.
15. A. E. Ruehli and P. A. Brennan, "Efficient capacitance calculations for three-dimensional multiconductor systems," IEEE Trans. Microwave Theory Tech., vol. MTT-21, pp. 76-82, 82 1973.
16. E. R. Hanson, G. K. G. Hohenwarter, S. R. Whiteley, and S. M. Faris, "Ultra-wide bandwidth instrument product based on Josephson junctions," in Proc. Int. Conf. Comput. Design (ICCD'87), Rye Brook, NY, 1987, pp. 47285.
17. J. A. Kash and J. C. Tsang, "Dynamic internal testing of CMOS circuits using hot luminescence," IEEE Electron. Device Lett., vol. 18, pp. 330-332, July 1997.
18. T. L. Quarles, "Spice3 version 3d users' guide," Memo UCB/ERL M89/46, Univ. of California, Berkeley, CA, Apr. 1989.
19. "Advanced statistical analysis program (ASTAP)," Program Reference Manual. White Plains, NY: Data Processing Division, IBM Corporation, 1973, no. SH20-1118-0.
20. V. K. Tripathi and A. Hil, "Equivalent circuit modeling of losses and dispersion in single and coupled lines for microwave and millimeterwave integrated circuits," IEEE Trans. Microwave Theory Tech., vol. 36, pp. 256-262, Feb. 1988.
21. S. Kim and D. P. Neikirk, "Time domain multiconductor transmission line analysis using effective internal impedance," in Proc. IEEE 6th Topical Meeting Elect. Perform. Electron. Packag., EPEP'97, San Jose, CA, Oct. 27-29, pp. 255-258.
22. B. Krauter, "Layout based frequency dependent inductance and resistance extraction for on-chip interconnect timing analysis," in Proc. Design Automat. Conf., San Francisco, CA, June 15-19, 1998, pp. 303-308.