A 1.2-W, 2.16-GOPS/720-MFLOPS embedded superscalar microprocessor for multimedia applications

IEEE Journal of Solid-State Circuits

Volumn 33, Issue 11, 1998, Pages 1640-1646

  Kubosawa, Hajime ^a   Takahashi, Hiromasa ^a   Ando, Satoshi ^a   Asada, Yoshimi ^a   Asato, Akira ^a   Suga, Atsuhiro ^a   Kimura, Michihide ^a   Higaki, Naoshi ^a   Miyake, Hideo ^a   Sato, Tomio ^a   Anbutsu, Hideaki ^a   Tsuda, Toshitaka ^a,b   Yoshimura, Tetsuo ^a   Amano, Isao ^a   Kai, Mutsuaki ^a   Mitarai, Shin ^a  

^a FUJITSU LABORATORIES LTD   (Japan)

^b IEEE

Author keywords

Embedded microprocessors; MPEG2; Multimedia; Programming flexibility; Single instruction multiple data stream; Superscalar

Indexed keywords

COMPUTER ARCHITECTURE; EMBEDDED SYSTEMS; MICROPROGRAMMING; MULTIMEDIA SYSTEMS;

EMBEDDED SUPERSCALAR MICROPROCESSORS; SINGLE INSTRUCTION MULTIPLE DATA STREAM (SIMD) ARCHITECTURE;

MICROPROCESSOR CHIPS;

EID: 0032206116     PISSN: 00189200     EISSN: None     Source Type: Journal    
DOI: 10.1109/4.726550     Document Type: Article

References (6)

1. M. Mizuoo, Y. Ooi, N. Hayashi, J. Goto, M Hozumi, K. Furuta, Y. Nakazawa, O. Ohnishi, Y. Yokoyama, Y. Katayama, H. Takano, N. Miki, Y. Senda, I. Tamitani, and M. Yamashina, "A 1.5 W single-chip MPEG2. MP@ML encoder with low-power motion estimation and clocking." in ISSCC Dig. Tech. Papers, Feb. 1997, pp 156-257.
2. E. Iwata, K. Seno, M. Aikawa, M. Ohki, H. Yoshikawa, Y. Fukuzawa, H. Hanaki, E. Nishibori, Y. Kondo, H. Takamuki, T. Nagai, K Hasegawa, H. Okuda, I Kumata, M. Soneda, S Iwase, and T. Yamazaki, "A 2.2 GOPS video DSP with 2-RISC MIMD, 6-PE SIMD architecture for real-time MPEG2 video coding/decoding." in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 258-239.
3. 2 MPEG2 audio/Video decoder LSI," in ISSCC Dig. Tech. Papers, Feb. 1997, pp 264-265.
4. 2 550 MHz microprocessor with multimedia extensions," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 174-175.
5. B. A. Gieseke, R. L. Allmon, D. W. Bailey, B. J. Benschneider, S. M. Britton, J. B. Clouser, H. R Fair III, J. A. Farrell. M. K. Gowan, C. L. Houghton, J. B. Keller, T. H. Lee, D. L. Leibholz. S. C Lowell, M. D. Matson, R. J. Matthew, V. Peng. M. D. Quinn, D. A. Priore, M. J. Smith, and K. E. Wilcox, "A 600 MHz superscalar RISC microprocessor with out-of-order execution," in ISSCC Dig. Tech. Papers, Feb. 1997, pp. 176-177
6. H. Kubosawa, H. Takahashi, S. Ando, Y. Asada, A. Asato, A. Suga, M. Kimura, N. Higaski, a Miyake, T Sato, H. Anbutsu, T. Tsuda, T. Yoshimura, I. Amano, M. Kai, and S. Mitarai, "A 1.2 W,2.16 GOPS/730 MFLOPS embedded superscalar microprocessor for multimedia applications," in ISSCC Dig. Tech. Papers, Feb. 1998, pp. 302-303.