Deep-Submicron CMOS Warms Up to High-Speed Logic

IEEE Circuits and Devices Magazine

Volumn 8, Issue 6, 1992, Pages 18-24

  Masaki, Akira ^a  

^a HITACHI LTD   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

EID: 0009491732     PISSN: 87553996     EISSN: None     Source Type: Journal    
DOI: 10.1109/101.167508     Document Type: Article

References (20)

1. B. Davari et al., “A high performance 0.25 μm CMOS technology.” 1988 International Electron Device Meeting Technical Digest, pp. 56-59. December 1988.
2. M. Miyake. T. Kohayashi. and Y. Okazaki. “Subquarter-micrometer gate-length p-channel and n-channel MOSFET's with extremely shallow source-drain junctions.” IEEE Trans, on Electron Devices, Vol. 36. no. 2. pp. 392-398. February 1989.
3. A. Masaki. Y. Harada. and T. Chiba. “200-gate ECL masterslice LSI.” 1974 International Solid-State Circuits Conference Dig. Tech. Papers, pp. 62-63. 230. February 1974.
4. A. Masaki et al., “Comparison of MOS basic-logic circuits.” IECE Trans., vol. 58-D. no. 7. pp. 397-404, July 1975.
5. A. Masaki and T. Chiba. “Design aspects of VLSI for computer logic.” IEEE Trans. Electron Devices, Vol. ED-29. no. 4. pp. 751-756. April 1982.
6. A. Masaki et al., “Perspectives on hardware technologies for very-high-performance computers.” Proc. IEEE International Conference on Computer Design. pp. 561-564. October 1984.
7. A. Masaki and M. Yamada, “Equations for estimating wire length in various types of 2-D and 3-D system packaging structures.” IEEE Transactions on Components. Hybrids, and Manufacturing Tech., Vol. CHMT-10, No. 2, pp. 190-198. June 1987.
8. A. Masaki. “Electrical resistance as a limiting factor for high performance computer packaging.” IEEE Circuits and Devices Magazine, Vol. 5. No. 3. pp. 22-26. May 1989.
9. A. Masaki. “Possibilities of CMOS mainframe and its impact on technology R&D.” 1991 VLSI Symposium on Technology Dig. Tech. Papers. pp. 1-4. May 1991.
10. W.E. Donath. “Placement and average interconnection length of computer logic.” IEEE Trans. Circuits Syst., Vol. CAS-26, No. 4. pp. 272-277. April 1979.
11. B. S. Landman and R.L. Russo. “On a pin versus block relationship for partitions of logic-graphs.” IEEE Trans. Comput., Vol. C-20. No. 12. pp. 1469-1479. December 1971.
12. P.W. Cook. D.L. Critchlow. and L.M. Terman. “Comparison of MOSFET logic circuits.” IEEE J. Solid-State Circuits, Vol. SC-8. No. 5. pp. 348-355. October 1973.
13. H. Tokuda et al., “A lOOk-gate ECL standard-cell LSI with layout system.” 1990 International Solid-State Circuits Conference Dig. Tech. Papers, pp. 94-95. 272. February 1990.
14. Nikkei Microdevices. no. 65. pp. 145-151, November 1990.
15. Nikkei Microdevices. no. 64, p. 79, October 1990.
16. Nikkei Electronics, no. 509. pp. 111-113. September 17. 1990.
17. Nikkei Microdevices. no. 48. pp. 38-61, June 1989.
18. M. Nakagawa and M. Yamada, “A study on the relationship between integration scale and number of circuit stages in computer logic,” 1981 IECE. paper 402. book 2, p. 167.
19. D. Hisamoto et al., “A fully depleted lean-channel transistor (DELTA) —a novel vertical ultra thin SOI MOSFET -.” 1989 International Electron Device Meeting Technical Digest, pp. 833-836. December 1989.
20. G. Shahidi et al., “Fabrication of CMOS on ultrathin SOI obtained by epitaxial lateral overgrowth and chemical-mechanical polishing.” 1990 International Electron Device Meeting Technical Digest. pp. 587-590, December 1990.