Probabilistic design of integrated circuits with correlated input parameters

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 18, Issue 8, 1999, Pages 1214-1219

  Seifi, Abbas ^a   Ponnambalam, K ^a   Vlach, Jiri ^a  

^a UNIVERSITY OF WATERLOO   (Canada)

Author keywords

[No Author keywords available]

Indexed keywords

APPROXIMATION THEORY; CAPACITORS; COMPUTER SIMULATION; CORRELATION METHODS; MONTE CARLO METHODS; OPTIMIZATION; PROBABILITY; RELIABILITY THEORY; SWITCHED FILTERS;

ADVANCED FIRST ORDER SECOND MOMENT; PARAMETRIC YIELD OPTIMIZATION;

INTEGRATED CIRCUIT LAYOUT;

EID: 0032640371     PISSN: 02780070     EISSN: None     Source Type: Journal    
DOI: 10.1109/43.775639     Document Type: Article

References (18)

1. K.J. Antreich, H. E. Graeb, and C. U. Wieser, "Circuit analysis and optimization driven by worst-case distances," IEEE Trans. Computer-Aided Design, vol. 13, pp. 57-71, Jan. 1994.
2. J.W. Bandler and S. H. Chen, "Circuit optimization: the state of the art," IEEE Trans. Microwave Theory Tech., vol. 36, pp. 424-443, 1988.
3. R.M. Biernacki, J. W. Bandler, J. Song, and Q. J. Zhang, "Efficient quadratic approximation for statistical design," IEEE Trans. Circuits Syst., vol. 36, pp. 1449-1454, Nov. 1989.
4. A. Dharchoudhury and S.M. Kang, " Worst-case analysis and optimization of VLSI circuit performances," IEEE Trans. Computer-Aided Design, vol. 14, pp. 481-492, Apr. 1995.
5. S.W. Director and G. D. Hachtel, "The simplicial approach to design centering," IEEE Trans. Computer-Aided Design, vol. 24, pp. 363-371, July 1977.
6. S.W. Director, P. Feldmann, and K. Krishna, "Optimization of parametric yield: A tutorial," Int. J. High-Speed Electron., vol. 3, no. 1, pp. 95-136, 1992.
7. D.E. Hocevar, P. F. Cox, and P. Yang, "Parametric yield optimization for MOS circuit blocks," IEEE Trans. Computer-Aided Design, vol. 7, pp. 645-658, June 1988.
8. K. Krishna and S.W. Director, "The linearized performance penalty (LPP) method for optimization of parametric yield and its reliability," IEEE Trans. Computer-Aided Design, vol. 14, pp. 1557-1568, Dec. 1995.
9. K. Low and S.W. Director, "A new methodology for the design centering of 1C fabrication processes," IEEE Trans. Computer-Aided Design, vol. 10, pp. 895-903, July 1991.
10. H.O. Madsen, S. Krenk, and N. C. Lind, Methods of Structural Safety. Englewood Cliffs, NJ: Prentice-Hall, 1986.
11. G.E. Müller-Liebler, "Limit-parameters: The general solution of the worst-case problem for linearized case," in Proc. IEEE Int. Symp. Circuits and Systems, 1990, pp. 2256-2259.
12. A. Seifi, K. Ponnambalam, and J. Vlach, "A unified approach to statistical design centering of integrated circuits with correlated parameters," IEEE Trans. Circuits Syst. I, vol. 46, pp. 190-196, Jan. 1999.
13. "Probabilistic design of integrated circuits with correlated input parameters," Dept. Elect. Comput. Eng., Univ. Waterloo, Waterloo, Ont., Canada, Tech. Rep. [Online.] Available: http://epoch.uwaterloo.ca/ponnu/afosm.html.
14. K. Singhal and J.F. Pinel, "Statistical design centering and tolerancing using parametric sampling," IEEE Trans. Circuits Syst., vol. CAS-28, pp. 692-702, July 1981.
15. J. Taylor and J. Mavor, "Exact design of stray-insensitive switched-capacitor LDI ladder filters from unit element prototypes," IEEE Trans. Circuits Syst., vol. CAS-33, pp. 613-622, June 1986.
16. J.M. Wojciechowski and J. Vlach, "Ellipsoidal method for design centering and yield estimation," IEEE Trans. Computer-Aided Design, vol. 12, pp. 1570-1579, Oct. 1993.
17. J. Wojciechowski, J. Vlach, and L. Opalski, "Design for nonsymmetrical statistical distributions," IEEE Trans. Circuits Syst. I, vol. 44, pp. 29-37, Jan. 1997.
18. J.C. Zhang and M. A. Styblinski, Yield and Variability Optimization of Integrated Circuits. Norwell, MA: Kluwer Academic, 1995.