Worst-Case Analysis and Optimization of VLSI Circuit Performances

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 14, Issue 4, 1995, Pages 481-492

  Dharchoudhury, Abhijit ^a   Kang, S M ^a  

^a UNIVERSITY OF ILLINOIS AT URBANA CHAMPAIGN   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER AIDED ANALYSIS; COMPUTER SIMULATION; CONSTRAINT THEORY; NONLINEAR PROGRAMMING; OPTIMIZATION; PERFORMANCE; SPECIFICATIONS;

ACCURACY; NOISE PARAMETERS; WORST CASE ANALYSIS;

VLSI CIRCUITS;

EID: 0029289926     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.372370     Document Type: Article

References (22)

1. R. K. Brayton, G. D. Hachtel, and A. L. Sangiovanni-Vincentelli, “A survey of optimization techniques for integrated circuit design,” Proc. IEEE, vol. 69, pp. 1334–1362, Oct. 1981.
2. S. R. Nassif, A. J. Strojwas, and S. W. Director, “A methodology for worst-case analysis of integrated circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-5, no. 1, pp. 104–113, Jan. 1986.
3. G. E. P. Box, W. J. Hunter, and J. S. Hunter, Statistics for Experimenters: An Introduction to Design, Data Analysis, and Model Building. New York: Wiley, 1978.
4. G. E. P. Box and N. R. Draper, Empirical Model-Building and Response Surfaces. New York: Wiley, 1987.
5. T. K. Yu, S. M. Kang, I. N. Hajj, and T. N. Trick, “Statistical performance modeling and parametric yield estimation of MOS VLSI,” IEEE Trans. Computer-Aided Design, vol. CAD-6, pp. 1013–1022, Nov. 1987.
6. P. Yang and P. Chatterjee, “Statistical Modeling of small geometry MOSFET's,” in IEEE Int. Electron Device Meeting, Dec. 1982, pp. 286–289.
7. K. K. Low and S. W. Director, “An efficient methodology for building macromodels of IC fabrication processes,” IEEE Trans. Computer-Aided Design, vol. 8, no. 12, pp. 1299–1313, Dec. 1989.
8. M. C. Bernardo, R. Buck, L. Liu, W. A. Nazaret, J. Sacks, and W. J. Welch, “Integrated circuit design optimization using a sequential strategy,” IEEE Trans. Computer-Aided Design, vol. 11, no. 3, pp. 361–372, March 1992.
9. M. D. McKay, R. J. Beckman, and W. J. Conover, “A comparison of three methods for selecting values of input variables in the analysis of output from a computer code,” Technometrics, vol. 21, no. 2, pp. 239–245, May 1979.
10. R. M. Biernacki and M. A. Styblinski, “Statistical circuit design with a dynamic constraint approximation scheme,” in Proc. IEEE Int. Symp. Circuits Syst., 1986, pp. 976–979.
11. P. Tuohy, A. Gribben, A. J. Walton, and J. M. Robertson, “Realistic worst-case parameters for circuit simulation,” IEE Proc., vol. 134, no. 5, pp. 137–140, Oct. 1987.
12. G. E. Müller-L., “Limit-parameters: the general solution of the worst-case problem for the linearized case,” in Proc. IEEE Int. Symp. Circuits Syst., 1990, pp. 2256–2259.
13. J. M. Hammersley and D.C. Handscomb, Monte Carlo Methods. London: Methuen, 1964.
14. P. E. Gill, W. Murray, M. A. Saunders, and M. H. Wright, “User's guide for NPSOL, version 4.0,” Department of Operations Research, Stanford Univ., Stanford, CA, Rep. SOL86-2, 1986.
15. Z. Czamul, “Modification of the Banu-Tsividis continuous-time integrator structure,” IEEE Trans. Circuits Syst., vol. CAS-33, pp. 714–716, July 1986.
16. Y. H. Shih, Y. Leblebici and S. M. Kang, “ILLIADS: a fast timing and reliability simulator for digital MOS circuits,” IEEE Trans. Computer-Aided Design, vol. 12, no. 9, pp. 1387–1402, Sept. 1993.
17. W. Nye, D.C. Riley, A. L. Sangiovanni-Vincentelli, and A. L. Tits, “DELIGHT.SPICE: an optimization-based system for the design of integrated circuits,” IEEE Trans. Computer-Aided Design, vol. 7, no. 4, pp. 501–519, April 1988.
18. K. K. Low and S. W. Director, “A new methodology for the design centering of IC fabrication processes,” IEEE Trans. Computer-Aided Design, vol. 10, no. 7, pp. 895–903, July 1991.
19. J. A. Nelder and R. Mead, “A simplex method for function mimization,” Comput. J., vol. 7, pp. 308–313, 1965.
20. A. Dharchoudhury and S. M. Kang, “An integrated approach to realistic worst-case design optimization of MOS analog circuits,” in Proc. 29th ACM/IEEE Design Automation Conf., 1992, pp. 704–709.
21. D. G. Luenberger, Linear and Nonlinear Programming. Reading, MA: Addison-Wesley, 1984.
22. J. W. Bandler and C. Charalambous, “Theory of generalized least pth approximation,” IEEE Trans. Circuit Theory, vol. CT-19, pp. 287–289, May 1972.