A New Methodology for the Design Centering of IC Fabrication Processes

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 10, Issue 7, 1991, Pages 895-903

  Low, K K ^a   Director, Stephen W ^b  

^a MOTOROLA INC   (United States)

^b CARNEGIE MELLON UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER SIMULATION; INTEGRATED CIRCUITS, CMOS - MANUFACTURE;

DESIGN CENTERING; MACROMODELING; PROBLEM DECOMPOSITION; YIELD OPTIMIZATION;

INTEGRATED CIRCUIT MANUFACTURE;

EID: 0026186319     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.87599     Document Type: Article

References (20)

1. A. J. Strojwas, “Design for manufacturability and yield,” in Design Automation Conf. Proc. 1989, June 1989, pp. 454–459.
2. R. K. Brayton, G. D. Hachtel, and A. L. Sangiovanni-Vincentelli, “A survey of optimization techniques for integrated-circuit design,’ Proc. IEEE, vol. 69, pp. 1334–1362, Oct. 1981.
3. S. R. Nassif, A. J. Strojwas, and S. W. Director, “A methodology for worst-case analysis of integrated circuits,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 104–113, Jan. 1986.
4. S. R. Nassif, A. J. Strojwas, and S. W. Director, “FABRICS-II: A statistical based IC fabrication process simulator,” IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 40–46, Jan. 1984.
5. C. J. Spanos and S. W. Director, “Parameter extraction for statistical IC process characterization,” IEEE Trans. Computer-Aided Design, vol. CAD-5, pp. 66–78, Jan. 1986.
6. R. S. Soin and R. Spence, “Statistical exploration approach to design centering,” Inst. Elec. Eng. Proc. part G, vol. 127, no. 6, pp. 260–269, Dec. 1980.
7. K. Singhal and J. F. Pinel, “Statistical design centering and tolerancing using Parametric Sampling;” IEEE Trans. Circuits Syst., vol. CAS-28, pp. 692–701, July 1981.
8. K. J. Antreich and R. K. Koblitz, “Design centering by yield prediction,” IEEE Trans. Circuits Syst., vol. CAS-29, pp. 88–96, Feb. 1982.
9. D. E. Hocevar, M. R. Lightner, and T. N. Trick, “An extrapolated yield approximation technique for use in yield maximization,” IEEE Trans. Computer-Aided Design, vol. CAD-3, pp. 279–287, Oct. 1984.
10. S. W. Director and G. D. Hachtel, “The simplicial approach to design centering,” IEEE Trans. Circuits Syst., vol. CAS-24, pp. 363–372, July 1977.
11. L. M. Vidigal and S. W. Director, “A design centering algorithm for nonconvex regions of acceptability,” IEEE Trans. Computer-Aided Design, vol. CAD-1, pp. 13–24, Jan. 1982.
12. D. E. Hocevar, P. F. Cox, and P. Yang, “Parametric yield optimization for MOS circuit blocks,” IEEE Trans. Computer-Aided Design, vol. 7, pp. 645–658, June 1988.
13. K. K. Low and S. W. Director, “An efficient methodology for building macromodels of IC fabrication processes,” IEEE Trans. Computer-Aided Design, vol. CAD-8, pp. 1299–1313, Dec. 1989.
14. K. K. Low, “A methodology for statistical integrated circuit process design,” Ph.D. dissertation, Carnegie Mellon Univ., Pittsburgh, PA, Apr. 1989.
15. J. W. Bandler and C. Charalambous, “Practical least pth optimization of networks,” IEEE Trans. Microwave Theory Tech., vol. MTT-20, pp. 834–840, Dec. 1972.
16. B. Krishnamurthy, “An improved min-cut algorithm for partitioning VLSI networks,” IEEE Trans. Comput., vol. C-33, pp. 438–446, May 1984.
17. C. M. Fiduccia and R. M. Mettheyses, “A linear-time heuristic for improving network partitions,” in Proc. 19th Design Automation Conf., Dec. 1982, pp. 175–181.
18. D. A. Wismer, ed., Optimization Methods For Large-Scale Systems-With Applications. New York: McGraw-Hill, 1971.
19. M. G. Singh and A. Titli, Systems: Decomposition, Optimisation and Control. New York: Pergamon, 1978.
20. P. E. Gill, W. Murray, M. A. Saunders, and M. H. Wright, “User’s guide for NPSOL (Version 4.0): A Fortran package for nonlinear programming,” Tech. Rep., Stanford University, Jan. 1986.