Multiple-input neuron MOS operational amplifier for voltage-mode multivalued full adders

IEEE Transactions on Circuits and Systems II: Analog and Digital Signal Processing

Volumn 45, Issue 9, 1998, Pages 1307-1311

  Ogawa, Katsuhisa ^a   Shibata, Tadashi ^a   Ohmi, Tadahiro ^a   Takatsu, Motomu ^b   Yokoyama, Naoki ^c  

^a TOHOKU UNIVERSITY   (Japan)

^b UNIVERSITY OF TOKYO   (Japan)

^c Fujitu Laboratories   (Japan)

Author keywords

Carry propagation free adders; Multiple valued logic; Neuron mos

Indexed keywords

ADDERS; CMOS INTEGRATED CIRCUITS; MANY VALUED LOGICS; MOSFET DEVICES; NEURAL NETWORKS;

CARRY-PROPAGATION-FREE ADDERS; NEURON MOSFETS;

OPERATIONAL AMPLIFIERS;

EID: 0032163614     PISSN: 10577130     EISSN: None     Source Type: Journal    
DOI: 10.1109/82.718600     Document Type: Article

References (15)

1. K. C. Smith, "The prospects for multivalued logic systems," IEEE Trans. Comput., vol. C-26, pp. 619-634, Sept. 1981.
2. M. Kameyama, T. Hanyu, and T. Higuchi, "Design and implementation of quaternary NMOS integrated circuits for pipelined image processing," IEEEJ. Solid-State Circuits, vol. SC-22, no. 1, pp. 20-27, 1987.
3. D. Etiemble and M. Israel, "Comparison of binary and multivalued 1C's according to VLSI criteria," Computer, pp. 28-42, 1988.
4. M. Kameyama, S. Kawahito, and T. Higuchi, "A multiplier chip with multiple-valued bidirectional current-mode logic circuits," Computer, pp. 43-56, 1988.
5. M. Bauer, R. Alexis, G. Atwood, B. Baltar, A. Fazio, K. Frary, M. Hensel, M. Ishac, J. Javanifard, M. Landgraf, D. Leak, K. Loe, D. Mills, P. Ruby, R. Rozman, S. Sweha, S. Talreja, and K. Wojciechowski, "A multilevel-cell 32Mb flash memory," in ISSCC Dig. Tech. Papers, TA7.7, pp. 132-133, 351, 1995.
6. A. Avizienis, "Signed-digit number representation for parallel arithmetic," IRE Trans. Electron Comput., vol. EC-10, pp. 389-400, 1961.
7. S. Kawahito, M. Kameyama, T. Higuchi, and H. Yamada, "A 32 x 32bit multiplier using multiple-valued MOS current-mode circuit," IEEE J. Solid-State Circuits, vol. 23, no. 1, pp. 124-132, 1988.
8. S. Kawahito, M. Kameyama, and T. Higuchi, "Multiple-valued radix2 signed-digit arithmetic circuits for high-performance VLSI systems," IEEEJ. Solid-State Circuits, vol. 25, no. 1, pp. 125-131, 1990.
9. T. Hanyu, A. Mochizuki, and M. Kameyama, "A 1.5V-supply 200MHz pipelined multiplier using multiple-valued current-mode MOS differential logic dircuits," in 1SSCC Dig. Tech. Papers, FP19.2, 1995, pp. 314-315.
10. H. Makino, Y. Nakase, and H. Shinohara, "A 8.8ns 54 X 54-bit multiplier using new redundant binary architecture," in IEEE Proc. Int. Conf. Computer Design, 1993, pp. 202-205.
11. T. Shibata and T. Ohmi, "A functional MOS transistor featuring gatelevel weighted sum and threshold operations," IEEE Trans. Electron Devices, vol. 39, pp. 1444-1455, June 1992.
12. T. Shibata and T. Ohmi, "Neuron MOS voltage-mode circuit technology for multi-valued logic," IEICE Trans. Electronics, vol. E76-C, no. 3, pp. 347-359, 1993.
13. R. Au, T. Yamashita, T. Shibata, and T. Ohmi, "Neuron-MOS multiplevalued memory technology for intelligent data processing," in ISSCC Dig. Tech. Papers, FA 16.3, 1994, pp. 270-271.
14. K. Kotani, T. Shibata, M. Imai, and T. Ohmi, "Clocked-neuron-MOS logic circuits employing auto-threshold-adjustment," in ISSCC Dig. Tech. Papers, FA19.5, 1995, pp. 320-321, 388.
15. W. S. McCulloch and W. Puts, "A logical calculus of the ideas immanent in nervous activity," Bull. Math. Biophys., vol. 5, pp. 115-133, 1943.