A Multiplier Chip with Multiple-Valued Bidirectional Current-Mode Logic Circuits

Computer

Volumn 21, Issue 4, 1988, Pages 43-56

  Kameyama, Michitaka ^a   Kawahito, Shoji ^a   Higuchi, Tatsuo ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

COMPUTER METATHEORY - MANY VALUED LOGICS; INTEGRATED CIRCUITS, VLSI; LOGIC CIRCUITS; SEMICONDUCTOR DEVICES, MOS;

32-BIT SIGNED DIGIT (SD) MULTIPLIER; 32-BIT TWO'S-COMPLEMENT MULTIPLICATION; COMPLEMENTARY METAL-OXIDE-SEMICONDUCTOR (CMOS); MULTIPLE-VALUED BIDIRECTIONAL CURRENT-MODE LOGIC CIRCUITS;

COMPUTERS, MICROCOMPUTER;

EID: 0023997332     PISSN: 00189162     EISSN: None     Source Type: Trade Journal    
DOI: 10.1109/2.50     Document Type: Article

References (12)

1. S. Kawahito et al., “A High-Speed Compact Multiplier Based on Multiple-Valued Bi-Directional Current-Mode Circuits,” Proc.1987 Int’l Symp. Multiple-Valued Logic, May 1987, pp. 172–180.
2. S.L. Hurst,’’Multiple-Valued Logic—Its Status and Its Future,” IEEE Trans. Computers, Dec. 1984, pp. 1160–1179.
3. T.T. Dao, E.J. McCluskey, and L.K. Russell, “Multivalued Integrated Injection Logic,” IEEE Trans. Computers, Dec. 1977, pp. 1233–1241.
4. K.W. Current, “High Density Integrated Computing Circuitry with Multiple-Valued Logic,” IEEE J. Solid-State Circuits, Feb. 1980, pp. 127–131.
5. M. Kameyama, T. Hanyu, and T.Higuchi, “Design and Implementation of Quaternary NMOS Integrated Circuits for Pipelined Image Processing,” IEEE J. Solid-State Circuits, Feb. 1987, pp. 20–27.
6. A. Avizienis, “Signed-Digit Number Representations for Fast Parallel Arithmetic,” IRE Trans. Elect. Computing, Sept. 1961, pp. 389–400.
7. M.A. Soderstrand et al., eds., Residue Number System Arithmetic: Modern Applications in Digital Signal Processing, IEEE Press, New York, 1986.
8. L.P. Rubinfield, “A Proof of the Modified Booth’s Algorithm for Multiplication,” IEEE Trans. Computers, Oct. 1975, pp. 1014–1015.
9. S. Kawahito, M. Kameyama, and T. Higuchi, “VLSI-Oriented Bi-Directional Current-Mode Arithmetic Circuits Based on the Radix-4 Signed-Digit Number System,” Proc. 1986 Int’l Symp. Multiple-Valued Logic, May 1986, pp. 70–77.
10. M. Kameyama and T. Higuchi, “Design of Radix-4 Signed-Digit Arithmetic Circuits for Digital Filtering,” Proc. 1980 Int’l Symp. Multiple-Valued Logic, June 1980, pp. 272–277.
11. A.E. Gamal et al., “A CMOS 32b Wallace Tree Multiplier-Accumulator,” Dig. IEEE Int’l Solid-State Circuit Conf., THPM 15.5, 1986.
12. T. Tarui et al., “Diffusion Self-Aligned Enhance-Depletion MOS-IC (DSA-MOS-IC),” Proc. 2nd Conf. on Solid-State Devices, 1970, p. 193.