Functionality enhancement in elemental devices for implementing intelligence on integrated circuits

IEICE Transactions on Electronics

Volumn E80-C, Issue 7, 1997, Pages 841-847

  Ohmi, Tadahiro ^a   Shibata, Tadashi ^a  

^a TOHOKU UNIVERSITY   (Japan)

Author keywords

Associate memory; Fluxware; Four terminal device; Neuron MOS; Winner take all

Indexed keywords

MICROPROCESSOR CHIPS; MOS DEVICES; TRANSISTORS;

FOUR TERMINAL DEVICES; FUNCTIONALITY ENHANCEMENT;

INTEGRATED CIRCUIT LAYOUT;

EID: 0031187268     PISSN: 09168524     EISSN: None     Source Type: Journal    
DOI: None     Document Type: Article

References (24)

1. R.H. Dennard, F.H. Gaensslen, H.-N. Yu, V.L. Rideout, E. Bassouse, and A.R. LeBlanc, Design of ion-implanted MOSFETs with very small physical dimensions,IEEE J. Solid-State Circuits, vol.SC-9, no.5, pp.256-268, 1974.
2. O.E. Moore, Progress in digital integrated electronics,IEDM Tech. Dig., pp.11-13, 1975.
3. T. Ohmi and T. Shibata, The concept of four-terminal devices and its significance in the implementation of intelligent integrated circuits,IEICE Trans. Electron., vol.E77C, no.7, pp.1032-1041, 1994.
4. T. Shibata and T. Ohmi, An intelligent MOS transistor featuring gate-level weighted sum and threshold operations,IEDM Tech. Dig., pp.919-922, 1991.
5. T. Shibata and T. Ohmi, A functional MOS transistor featuring gate-level weighted sum and threshold operations,IEEE Trans. Electron Devices, vol.39, no.6, pp.1444-1455, 1992.
6. W.S. McCulloch and W. Pitts, A logical calculus of the ideas immanent in nervous activity,Bull. Math. Biophys., vol.5, pp. 115-133, 1943.
7. T. Shibata and T. Ohmi, Neuron MOS binary-logic integrated circuits: Part I, Design fundamentals and softhardware-logic circuit implementation,IEEE Trans. Electron Devices, vol.40, no.3, pp.570-576, 1993.
8. T. Shibata and T. Ohmi, Neuron MOS binary-logic integrated circuits: Part II, Simplifying techniques of circuit configuration and their practical applications,IEEE Trans. Electron Devices, vol.40, no.5, pp.974-979, 1993.
9. K. Kotani, T. Shibata, and T. Ohmi, Neuron-MOS binary-logic circuits featuring dramatic reduction in transistor count and interconnections,in IEDM Tech. Dig., pp.431-434, 1992.
10. K. Kotani, T. Shibata, M. Imai, and T. Ohmi, ClockedNeuron-MOS logic circuits employing auto-threshold-
11. T. Shibata, K. Kotani, and T. Ohmi, Real-time reconfigurable logic circuits using neuron MOS transistors,ISSCC Dig. Technical papers, FA 15.3, pp.238-239, Feb. 1993.
12. S. Komori, H. Tanaka, T. Tamura, F. Asai, T. Ohno, O. Tomisawa, T. Yamasaki, K. Shima, K. Asada, and H. Terada, An elastic pipeline mechanism by self-timed circuits,IEEE J. Solid-State Circuits, vol.23, no.l, pp.111-117, 1988.
13. J. Lazzaro, S. Ryckebusch, M.A. Mahowald, and C.A. Mead, Winner-take-all networks of 0 (N) complexity,in Advances in Neural Information Processing Systeml, ed. D.S. Touretzky, pp.703-711, Morgan Kaufmann Publishers, San Mateo, 1989.
14. T. Yamashita, T. Shibata, and T. Ohmi, Neuron MOS winner-take-all circuit and its application to associative memory,ISSCC Dig. Technical Papers, FA 15.2, pp.236-237. Feb. 1993.
15. T. Kohonen, The self-organizing map,Proc. IEEE, pp.1464-1480, Sept. 1990.
16. G. Cauwenberghs and V. Pedroni, A charge-based CMOS parallel analog vector quantizer,in Advances in Neural Information Processing Systems 7, eds. G. Tesauro, D.S. Touretzky and T.K.. Leen, pp.779-786, The MIT Press, Cambridge, 1995.
17. R. Au, f. Yamashita, T. Shibata, and T. Ohmi, Neuron MOS multiple-valued memory technology for intelligent data processing,ISSCC Dig. Technical Papers, FA 16.3, Feb. 1994.
18. M. Konda, T. Shibata, and T. Ohmi, Neuron-MOS correlator based on Manhattan distance computation for eventrecognition hardware,1996 IEEE International Sympo- I slum on Circuit and Systems (ISCAS 96), 4, Atlanta, j pp.217-220, May 1996.
19. J. Nakamura and E.R. Possum, Image sensor with image smoothing capability using a Neuron MOSFET,ChargeCoupled device and solid State optical sensors IV, Proc. SPIE, vol.2172, pp.30-37, 1994.
20. M. Ikebe, K. Kameishi, and Y. Amemiya, Circuit construction for thinning using Neuron MOS celllar automata,Technical report oflEICE, CPSY-9, FTS-9, ICD9, 1995.
21. W. Weber, S.J. Prange, R. Thewes, and E. Wohlrab, A Neuron MOS Transistor-Based Multiplier Cell,1EDM Technical Digest, pp.555-558, 1995.
22. H.R. Mehrvarz and C.Y. Kwok, A large-input-dynamicrange multi-input floating-gate MOS four-quadrant analog multiplier,ISSCC Dig. Technical Papers, WP 3.7, pp.6061, Feb. 1995.'
23. K. Ike, K. Haeres, and H. Yasuura, A module generator of 2-level neuron MOS circuits,Proc. 4th Int. Conf. Soft computing (IIZUKA'96), lizuka, Fukuoka, pp. 109-112, Oct. 1996.
24. K. Hirose and H. Yasuura, A comparison of parallel multipliers with neuron MOS and CMOS technologies,Proc. of IEEE Asia Pacific Conference on Circuits and Systems, pp.488-491, Nov. 1996.