Design of Ion-Implanted MOSFET's With Very Small Physical Dimensions

IEEE Journal of Solid-State Circuits

Volumn 9, Issue 5, 1974, Pages 256-268

  Dennard, Robert H ^a   Gaensslen, Fritz H ^a   Yu, Hwa Nien ^a   Rideout, V Leo ^a   Bassous, Ernest ^a   Leblanc, Andre R ^a  

^a IBM T J WATSON RESEARCH CENTER   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

INTEGRATED CIRCUITS, DIGITAL;

MOSFET;

TRANSISTORS, FIELD EFFECT;

EID: 0016116644     PISSN: 00189200     EISSN: 1558173X     Source Type: Journal    
DOI: 10.1109/JSSC.1974.1050511     Document Type: Article

References (18)

1. F. Fang, M. Hatzakis, and C. H. Ting, “Electron-bearn fabrication of ion implanted high-performance FET circuits,” J. Vac. Sci. Technol., vol. 10 p. 1082, 1973.
2. J. M. Pankrantz, H. T. Yuan, and L. T. Creagh, “A high- low-noise transistor fabricated with electron beam lithography,” in Tech. Dig. Int. Electron Devices Meeting, Dec. 1973, pp. 4446.
3. H. N. Yu, R. H. Dennard, T. H. P. Chang, and M. Hatzakis, “An experimental high-density memory array fabricated with electron beam,” in ISSCC Dig. Tech. Papers, Feb. 1973, pp. 9899.
4. R. C. Henderson, R. F. W. Pease, A. M. Voshchenkow, P. Mallery, and R. L. Wadsack, “A high speed p-channel random access 1024-bit memory made with electron lithography” in Tech. Dig. Int. Electron Devices Meeting, Dec. 1973, pp. 138140.
5. D. L. Spears and H. I. Smith, “X-Ray lithography—a new high resolution replication process” Solid State Technol. vol. 15, p. 21, 1972.
6. S. Middlehoek, “Projection masking, thin photoresist layers and interference effects” IBM J. Res. Develop., vol. 14, p. 117, 1970.
7. R. H. Dennard, F. H. Gaensslen, L. Kuhn, and H. N. Yu, “Design of micron MOS switching devices” presented at the IEEE Int. Electron Devices Meeting, Washington, D.C., Dec. 1972.
8. A. N. Broers and R. H. Dennard, “Impact of electron beam technology on silicon device fabrication,” Semicond. Silicon (Electrochem. Soc. Publication), H. R. Huff and R. R. Bur-gess, eds., pp. 830841 1973.
9. D. L. Critchlow, R. H. Dennard, and S. E. Schuster, “Design characteristics of n-channel insulated-gate field-effect transistors,” IBM J. Res. Develop. vol. 17, p. 430, 1973.
10. R. M. Swanson and J. D. Meindl, “Ion-implanted complementary MOS transistors in low-voltage circuits,” IEEE J. Solid-State Circuits vol. SC-7, pp. 146153 April 1972.
11. V. L. Rideout, F. H. Gaensslen, and A. LeBlanc, “Device design considerations for ion implanted n-channel MOS-FET's,” IBM J. Res. Develop. to be published.
12. F. F. Fang and A. B. Fowler, “Transport properties of electrons in inverted Si surfaces” Phys. Rev. vol. 169, p. 619, 1968.
13. W. S. Johnson, IBM SYstem Products Division, E. Fishkill, N. Y., private communication.
14. H. S. Lee, “An analysis of the threshold voltage for short channel IGFET's,” Solid-State Electron., vol. 16, p. 1407, 1973.
15. D. P. Kennedy and P. C. Murley, “Steady state mathematical theory for the insulated gate field effect transistor,” IBM J. Res. Develop., vol. 17, p. 1, 1973.
16. M. S. Mock, “A two-dimensional mathematical model of the insulated-gate field-effect transistor,” Solid-State Electron., vol.16, p. 601, 1973.
17. W. Chang and P. Hwang, IBM System Products Division, Essex Junction, Vt., private communication.
18. R. R. Troutman, “Subthreshold design considerations for insulated gate field-effect transistors,” IEEE J. Solid-State Circuits, vol. SC-9 p. 55, April 1974.