-
2
-
-
33746936743
-
-
37.
-
Z. Liliental, O. L. Krivanek, S. M. Goodnick, and C. W. Wilmsen, "Correlation of Si-SiO2 interface roughness with MOSFET carrier mobility," in Mat. Res. Symp. Proc., 1985, vol. 37.
-
O. L. Krivanek, S. M. Goodnick, and C. W. Wilmsen, "Correlation of Si-SiO2 Interface Roughness with MOSFET Carrier Mobility," in Mat. Res. Symp. Proc., 1985, Vol.
-
-
Liliental, Z.1
-
3
-
-
0028749409
-
-
475-478.
-
J. Koga, S. Takagi, and A. Toriumi, "A comprehensive study of MOSFET electron mobility in both weak and strong inversion regimes," in IEDM Tech. Dig., 1994, pp. 475-478.
-
S. Takagi, and A. Toriumi, "A Comprehensive Study of MOSFET Electron Mobility in both Weak and Strong Inversion Regimes," in IEDM Tech. Dig., 1994, Pp.
-
-
Koga, J.1
-
5
-
-
0026909660
-
-
2133-2142.
-
M. Miyashita, T. Tsuga, K. Makihara, and T. Ohmi, "Dependence of surface microroughness of CZ, FZ, and EPI wafers on wet chemical processing," J. Electrochem. Soc., vol. 139, pp. 2133-2142.
-
T. Tsuga, K. Makihara, and T. Ohmi, "Dependence of Surface Microroughness of CZ, FZ, and EPI Wafers on Wet Chemical Processing," J. Electrochem. Soc., Vol. 139, Pp.
-
-
Miyashita, M.1
-
6
-
-
0000668164
-
-
1992.
-
J. H. Kong and M. K. Hatalis, "Investigations on the quality of polysilicon film-gate dielectric interface in polysilicon thin film transistors," Thin Solid Films, vol. 216, pp. 137-141, 1992.
-
"Investigations on the Quality of Polysilicon Film-gate Dielectric Interface in Polysilicon Thin Film Transistors," Thin Solid Films, Vol. 216, Pp. 137-141
-
-
Kong, J.H.1
Hatalis, M.K.2
-
7
-
-
33746960331
-
-
1993.
-
S. P. Murarka, J. Steigerwald, and R. J. Gutmann, "Inlaid copper multilevel interconnections using planarization by chemical-mechanical polishing," MRS Bull, pp. 46-51, 1993.
-
J. Steigerwald, and R. J. Gutmann, "Inlaid Copper Multilevel Interconnections Using Planarization by Chemical-mechanical Polishing," MRS Bull, Pp. 46-51
-
-
Murarka, S.P.1
-
8
-
-
0029518472
-
-
1993.
-
B. H. Lee, C. J. Kang, J. H. Lee, S. I. Yu, K. W. Lee, K. C. Park, and T. E. Shim, "A novel CMP method for cost-effective bonded SOI wafer fabrication," in Proc. 1995 IEEE Int. SOI Conf., Oct. 1995, pp. 60-61. [9] C. T. Nguyen, "Application of silicon selective epitaxial growth and chemo-mechanical polishing to bipolar and SOI MOSFET devices," Stanford doctoral thesis, p. 31, Oct. 1993.
-
C. J. Kang, J. H. Lee, S. I. Yu, K. W. Lee, K. C. Park, and T. E. Shim, "A Novel CMP Method for Cost-effective Bonded SOI Wafer Fabrication," in Proc. 1995 IEEE Int. SOI Conf., Oct. 1995, Pp. 60-61. [9] C. T. Nguyen, "Application of Silicon Selective Epitaxial Growth and Chemo-mechanical Polishing to Bipolar and SOI MOSFET Devices," Stanford Doctoral Thesis, P. 31, Oct.
-
-
Lee H, B.1
-
9
-
-
84975339223
-
-
115-116.
-
S. Poon, A. Gelatos, A. H. Perera, and M. Huffman, "A manufacturable chemical-mechanical polish technology with a novel low-permittivity stop-layer for oxide polishing," in Symp. VLSI Technol., May 1993, pp. 115-116.
-
A. Gelatos, A. H. Perera, and M. Huffman, "A Manufacturable Chemical-mechanical Polish Technology with a Novel Low-permittivity Stop-layer for Oxide Polishing," in Symp. VLSI Technol., May 1993, Pp.
-
-
Poon, S.1
-
10
-
-
0025558401
-
-
57-63.
-
P. Renteln, M. E. Thomas, and J. M. Pierce, "Characterization of mechanical planarization processes," in VMIC Conf., June 1990, pp. 57-63.
-
M. E. Thomas, and J. M. Pierce, "Characterization of Mechanical Planarization Processes," in VMIC Conf., June 1990, Pp.
-
-
Renteln, P.1
-
11
-
-
33747286911
-
-
1988.
-
Hatalis and D. W. Grève, "Large grain polycrystalline silicon by low-temperature annealing of low-pressure chemical vapor deposited amorphous silicon films," J. Appl. Phys., vol. 63, no. 7, pp. 2260-2266, Apr. 1988.
-
"Large Grain Polycrystalline Silicon by Low-temperature Annealing of Low-pressure Chemical Vapor Deposited Amorphous Silicon Films," J. Appl. Phys., Vol. 63, No. 7, Pp. 2260-2266, Apr.
-
-
Hatalis1
Grève, D.W.2
-
12
-
-
0026854110
-
-
1992.
-
K. Ono et al., "Analysis of current-voltage characteristics of lowtemperature-processed polysilicon thin-film transistors," IEEE Trans. Electron Devices, vol. 39, pp. 792-801, Apr. 1992.
-
"Analysis of Current-voltage Characteristics of Lowtemperature-processed Polysilicon Thin-film Transistors," IEEE Trans. Electron Devices, Vol. 39, Pp. 792-801, Apr.
-
-
Ono, K.1
-
13
-
-
85143025361
-
-
1994.
-
C. F. Yen et al., "Performance and off-state current mechanisms of lowtemperature processed polysilicon thin-film transistors with liquid phase deposited SiO2 gate insulator," IEEE Trans. Electron Devices, vol. 41, pp. 173-179, Feb. 1994.
-
"Performance and Off-state Current Mechanisms of Lowtemperature Processed Polysilicon Thin-film Transistors with Liquid Phase Deposited SiO2 Gate Insulator," IEEE Trans. Electron Devices, Vol. 41, Pp. 173-179, Feb.
-
-
Yen, C.F.1
-
14
-
-
0025460795
-
-
1990.
-
B. A. Khan and R. Pandya, "Activation energy of source-drain current in hydrogenated and unhydrogenated polysilicon thin-film transistors," IEEE Trans. Electron Devices, vol. 37, pp. 1727-1734, July 1990.
-
"Activation Energy of Source-drain Current in Hydrogenated and Unhydrogenated Polysilicon Thin-film Transistors," IEEE Trans. Electron Devices, Vol. 37, Pp. 1727-1734, July
-
-
Khan, B.A.1
Pandya, R.2
-
15
-
-
0022662823
-
-
1986.
-
T. Noguchi, H. Hayashi, and T. Oshshima, "Low temperature polysilicon super-thin-film transistor (LSFT)," Jpn J. Appl. Phys., vol. 25, no. 2, p. L121, 1986.
-
H. Hayashi, and T. Oshshima, "Low Temperature Polysilicon Super-thin-film Transistor (LSFT)," Jpn J. Appl. Phys., Vol. 25, No. 2, P. L121
-
-
Noguchi, T.1
-
16
-
-
0026835667
-
-
1992.
-
C. A. Dimitriadis, P. A. Coxon, L. Papadimitriou, and N. Economou, "Performance of thin-film transistors on polysilicon films grown by lowpressure chemical vapor deposition at various pressures," IEEE Trans. Electron Devices, vol. 39, p. 598, Mar. 1992.
-
P. A. Coxon, L. Papadimitriou, and N. Economou, "Performance of Thin-film Transistors on Polysilicon Films Grown by Lowpressure Chemical Vapor Deposition at Various Pressures," IEEE Trans. Electron Devices, Vol. 39, P. 598, Mar.
-
-
Dimitriadis, C.A.1
-
17
-
-
0010694297
-
-
1995.
-
M. Cao, T. Zhao, K. C. Saraswat, and J. D. Plummer, "Study on hydrogénation of polysilicon thin film transistors by ion implantation," IEEE Trans. Electron Devices, vol. 42, pp. 1134-1140, June 1995.
-
T. Zhao, K. C. Saraswat, and J. D. Plummer, "Study on Hydrogénation of Polysilicon Thin Film Transistors by Ion Implantation," IEEE Trans. Electron Devices, Vol. 42, Pp. 1134-1140, June
-
-
Cao, M.1
-
18
-
-
0028423427
-
-
1994.
-
H. N. Chern, C. L. Lee, and T. F. Lei, "Improvement of polysilicon oxide characteristics by fluorine incorporation," IEEE Electron Device Lett., vol. 15, pp. 181-182, May 1994.
-
C. L. Lee, and T. F. Lei, "Improvement of Polysilicon Oxide Characteristics by Fluorine Incorporation," IEEE Electron Device Lett., Vol. 15, Pp. 181-182, May
-
-
Chern, H.N.1
|