Closed-Form Expressions for Interconnection Delay, Coupling, and Crosstalk in VLSI’s

IEEE Transactions on Electron Devices

Volumn 40, Issue 1, 1993, Pages 118-124

  Sakurai, Takayasu ^a  

^a TOSHIBA CORPORATION   (Japan)

Author keywords

[No Author keywords available]

Indexed keywords

CROSSTALK; MATHEMATICAL MODELS;

CLOSED FORM EXPRESIONS; COUPLING CAPACITANCE; HIGH-SPEED VLSI; INTERCONNECTION DELAY; OPTIMUM LINEWIDTH; RC INTERCONNECTION LINE;

VLSI CIRCUITS;

EID: 0027222295     PISSN: 00189383     EISSN: 15579646     Source Type: Journal    
DOI: 10.1109/16.249433     Document Type: Article

References (13)

1. H. B. Bakoglu, Circuits, Interconnections, and Packaging for VLSI. Reading, MA: Addison-Wesley, 1990.
2. T. Sakurai, “Approximation of wiring delay in MOSFET LSI,” IEEE J. Solid-State Circuits, vol. SC-18, no. 4, pp. 418–426, Aug. 1983.
3. T. Sakurai, S. Kobayashi, and M. Noda, “Simple expressions for interconnection delay, coupling and crosstalk in VLSI’s,” in Proc. Int. Symp. on Circuits and Systems (Singapore), June 1991, pp. 2375–2378.
4. T. Sakurai and A. R. Newton, “Alpha-power law MOSFET model and its application to CMOS inverter delay and other formulas,” IEEE J. Solid-State Circuits, vol. SC-18, no. 4, pp. 418–426, Aug. 1983.
5. T. Sakurai and K. Tamaru, “Simple formulas for two- and three-dimensional capacitances,” IEEE Trans. Electron Devices, vol. ED-30, no. 2, pp. 183–185, Feb. 1983.
6. T. Sakurai and A. R. Newton, “Fast simulated diffusion and its application to model parameter extraction,” IEEE Trans. Computer-Aided Des., to be published, and UCB/ERL Memo M90/20, Mar. 1990.
7. T. Quarles, A.R. Newton, D. O. Pederson, and A. Sangiovanni-Vin-centelli, SPICE 3B1 User’s Guide, EECS, Univ. of California, Berkeley, 1988.
8. D. K. Reitan and T. J. Higgins, J. Appl. Phys., vol. 22, no. 2, p. 223, 1951.
9. P. Penfield and J. Rubinstein, “Signal delay in RC tree networks,” in 18th DAC, June 1981, pp. 613–617.
10. W. C. Elmore, “The transient response of damped linear networks with particular regard to wideband amplifiers,” J. Appl. Phys., vol. 19, pp. 55–63, Jan. 1948.
11. C. Mead and L. Conway, Introduction to VLSI Systems. Reading, MA: Addision-Wesley, 1980.
12. T. Sakurai, “A unified theory for mixed CMOS/BiCMOS buffer optimization,’’ in Proc. ESSCIRC’91, Sept. 1991, pp. 129–132. Also in IEEE J. Solid-State Circuits, vol. 27, no. 7, pp. 1014–1019, July 1992.
13. T. Sakurai, “A review on low-voltage BiCMOS circuits and a BiCMOS vs CMOS speed comparison,” presented at the Midwest Symp. on Circuits and Systems, Washington, DC, Aug. 1992.