The Crossing Distribution Problem

IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems

Volumn 14, Issue 4, 1995, Pages 423-433

  Marek Sadowska, Malgorzata ^a   Sarrafzadeh, Majid ^b  

^a UNIVERSITY OF CALIFORNIA   (United States)

^b NORTHWESTERN UNIVERSITY   (United States)

Author keywords

[No Author keywords available]

Indexed keywords

ALGORITHMS; BOUNDARY CONDITIONS; COMPUTATIONAL COMPLEXITY; ELECTRIC NETWORK TOPOLOGY; ELECTRIC WIRING; INTERCONNECTION NETWORKS; LOGIC GATES; MINIMIZATION OF SWITCHING NETS;

CROSSING DISTRIBUTION PROBLEM; ELEMENTARY REGION; GLOBAL ROUTING; PROGRAMMABLE GATE ARRAYS;

INTEGRATED CIRCUIT LAYOUT;

EID: 0029291970     PISSN: 02780070     EISSN: 19374151     Source Type: Journal    
DOI: 10.1109/43.372368     Document Type: Article

References (12)

1. H. Cai and P. Dewilde, “Attacking the problem of minimizing channel density,” in Proc. Int. Symp. Circuits Syst., 1986, pp. 353–356.
2. C. Chiang, M. Sarrafzadeh, and C. K. Wong, “Global routing based on steiner min-max trees,” IEEE Trans. Computer-Aided Design, vol. 9, no. 12, pp. 131–1325, Dec. 1990.
3. N. P. Chen, C. P. Hsu, E. S. Kuh, C. C. Chen, and M. Takahashi, “BBL: A building block layout system for custom chip design,” in Proc. Int. Conf. Computer-Aided Design, 1983, pp. 40-41.
4. W. M. Dai, T. Asano, and E. S. Kuh, “Routing region definition and ordering scheme for building block layout,” IEEE Trans. Computer- Aided Design, vol. CAD-4, no. 3, pp. 189–197, July 1985.
5. P. Groenveld, “On global wire ordering for macro-cell routing,” Proc. Design Automation Conf., 1989, pp. 155–160.
6. H. C. Hsieh et al., “Third-generation architecture boosts speed and density of field-programmable gate array,” Proc. Custom Integrated Circuits Conf., 1990, pp. 31. 2.1–31.2.7.
7. E. S. Kuh and M. Marek-Sadowska, “Global routing,” in Layout Design and Verification, T. Ohtsuki, Ed. The Netherlands: Elsevier Science, 1986.
8. U. Lauther, “A min-cut placement algorithm for general cell assemblies based on a graph representation,” in Proc. 16th Design Automation Conf., June 1987, pp. 1-10.
9. T. Ohtsuki, Ed., Layout Design and Verification. The Netherlands: Elsevier Science, 1986.
10. R. Pinter, “Optimal routing in rectilinear channel,” a chapter in “The impact of layer assignment methods on layout algorithms for integrated circuits, Ph.D. dissertation, Dept. of Elec. Eng., M.I.T., Cambridge, MA, Aug. 1982.
11. M. Sarrafzadeh and D. T. Lee, “A new approach to topological via minimization,” IEEE Trans. Computer-Aided Design, vol. 8, no. 8, pp. 890–900, Aug. 1989.
12. R. E. Tarjan, Network Optimization. SIAM, 1983.